Intel 273246-002 manual USB Connectors

Page 82

4

3

2

1

A

B

C

D

E

 

 

 

 

USBVFIL2

 

USBVFIL1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R4

 

 

R2

 

 

 

 

 

V 5 _ 0

 

 

 

 

 

 

 

 

 

1 0 K

 

 

1 0 K

 

 

 

 

 

 

 

 

 

 

 

1 4

O C 1 #

 

 

1 4

O C 0 #

 

 

 

 

 

 

 

 

 

 

 

 

4

 

 

 

C7

R3

 

C1

R1

 

 

 

 

 

F 2

 

F 1 S M D 2 5 0 0 0 2

 

 

 

 

 

 

1 5 K

 

1 5 K

 

 

 

 

S M D 2 5 0 - 0 0 2

 

 

 

 

 

 

 

0.01UF

 

 

0.01UF

 

 

 

 

 

Poly-Fuse

 

 

Poly-Fuse

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Poly fuses should be in range

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

of 1.5A to 5A

 

 

 

 

 

 

 

 

 

 

 

 

USBVFIL1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

USBVFIL2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2

2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

FB4

2

2

FB3

 

 

 

 

 

 

 

 

 

 

Place these caps within 1 inch

 

 

 

 

B L M 4 1 A 8 0 0 S

 

 

B L M 4 1 A 8 0 0 S

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1

1

8Ohm/100MHz/500mA

 

 

 

 

 

 

 

of USB Connector stack

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1

1

8Ohm/100MHz/500mA

 

 

 

 

 

 

 

 

C2

C 1 5 7

C 1 5 8

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1 0 0 u F

0 . 1uF

0 . 01uF

C6

C22

C23

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1 0 0 u F

0 . 1uF

0 . 01uF

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Place As Close as

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Possible to PIIX4

 

 

 

 

 

 

 

 

 

 

Z1 _ VCC

Z0 _ VCC

 

 

 

 

1 4

USBP0-

R95

2 7

 

 

 

Z0-

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1 4

USBP0+

R94

2 7

 

 

 

Z0+

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

PCB Trace 45 Ohm Matched,

 

 

 

 

 

 

 

 

J2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

BOTTOM of Stacked

3

 

 

 

 

 

 

Routed Together

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

USB Connector

 

 

C 1 2 3

C 1 2 2

 

R90

R91

Stripline width 0.015 (1 oz)

 

 

 

 

 

 

 

1

 

 

 

 

1 5 K

1 5 K

44.88/45.45 Ohm

 

 

 

 

 

 

 

 

VCC0

 

9

 

 

4 7 p F

4 7 p F

 

 

 

 

 

 

 

 

 

 

 

2

GND

 

 

 

 

 

 

 

 

 

 

 

 

 

 

3

D0 -

1 0

 

 

 

 

 

 

 

 

Z0_GND

 

 

 

 

 

 

 

D0+

GND

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

4

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

GND0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1

FB1

 

 

 

 

 

 

5

VCC1

 

 

 

 

 

 

 

 

 

 

 

B L M 4 1 A 8 0 0 S

 

 

 

 

 

 

6

 

1 1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

D1 -

GND

 

 

 

 

 

 

 

 

2

 

 

 

 

 

 

 

7

D1+

GND

1 2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

8

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

GND1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

USB Stack

 

TOP of Stacked

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

USB Connector

 

 

 

 

 

 

 

PCB Trace 45 Ohm Matched, Routed Together

 

 

 

 

 

 

 

 

 

 

 

 

 

Place As Close as

 

 

Stripline width 0.015 (1 oz) 44.88/45.45

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Ohm

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Possible to PIIX4

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1 4

USBP1-

R93

2 7

 

 

 

Z1-

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1 4

USBP1+

R92

2 7

 

 

 

Z1+

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

C 1 2 5

C 1 2 4

 

R88

R89

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1 5 K

1 5 K

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

4 7 p F

4 7 p F

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2

 

 

 

 

 

 

 

Z1_GND

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1

FB2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

B L M 4 1 A 8 0 0 S

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2

 

 

 

 

 

 

 

 

 

NOTE 1: USB differential traces route together (Z0- & Z0+) and (Z1- & Z1+).

Must be 45 Ohm Matched

Stripline width 0.015 (for 1 oz)->44.88/45.45 Ohm.

NOTE 2: Protect differential traces w/ guard traces or double space to any other signal.

NOTE 3: Place ferrites at connector.

NOTE 4: Poly-fuse min 1.5A max 5A.

1

 

 

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT

 

 

 

 

 

BEEN VERIFIED FOR MANUFACTURING AS AN ENDUSER Title

 

 

 

 

PRODUCT.

INTEL IS NOT RESPONSIBLE FORTHE

 

USB Connectors

 

 

 

MISUSE OF THIS INFORMATIO.

Size

Document Number

Rev

 

 

C

{Doc}

D

 

 

 

 

 

 

Date:

Thursday, February 25, 1999

Sheet 1 7 of 2 2

A

B

C

 

D

 

 

E

 

Image 82
Contents Celeron Processor Development Kit ManualCeleron Processor Development Kit Manual Contents Hardware Reference Figures TablesPage Content Overview Text ConventionsTechnical Support Electronic Support SystemsProduct Literature Telephone Technical SupportRelated Documents Processor Assembly Features OverviewBaseboard Features Included HardwareSoftware Key Features General Software, IncBefore You Begin VGA MonitorSetting up the Evaluation Board Evaluation Board Jumpers and ConnectorsGetting Started Configuring the Bios Page Block Diagram Evaluation Board Block DiagramCeleron Processor System Operation2 82443BX Host Bridge/Controller 3 ITP System Bus Interface4 82371EB PCI to ISA/IDE Xcelerator PIIX4E PowerBoot ROM DramAGP Connector PCI ConnectorsISA Connectors IDE SupportInterrupt Map Post Code DebuggerClock Generation InterruptsMemory Map Memory MapSize Description Page Thermal Management Processor AssemblyPost Code Debugger ITP Debugger PortPCI Device Mapping ISA and PCI Expansion SlotsPCI Device Mapping Device Address Line PCI Device NumberPrimary Power Connector J11 Connector PinoutsATX Power Connector Pin Name FunctionUSB Connector Pinout J2 ITP Debugger ConnectorITP Connector Pin Assignment J2 on the Processor Assembly Stacked USBDB25 Parallel Port Connector Pinout J3 Mouse and Keyboard ConnectorsKeyboard and Mouse Connector Pinouts J1 on the Baseboard Pin Signal NamePCI IDE1 JP3 and IDE2 JP4 Connector IDE ConnectorSerial Port Connector Pinout J4 Serial PortsFloppy Drive Connector Diskette Drive Header Connector JP1PCI Slot Connector 10. PCI Slots J7, J8, J9ISA Slot Connector 11. ISA Slots J5, J612. AGP Slot J13 AGP ConnectorPin# Jumpers Enable Spread Spectrum Clocking J1413. Default Jumper Settings Clock Frequency Selection J15Push Button Switches Flash Bios VPP Select J21Flash Bios Boot Block Control J22 6 SMI# Source Control J23In-Circuit Bios Update Page Bios and Pre-Boot Features Power-On Self-Test PostBios Post Pre-Boot Environment Setup Screen System Basic Cmos Configuration ScreenConfiguring Drive Assignments Embedded Bios Basic Setup ScreenIDE0-IDE3 Drive Assignments Configuring IDE Drive TypesFile System Name Controller Master/Slave Configuring Boot Actions Custom Configuration Setup ScreenShadow Configuration Setup Screen Embedded Bios Custom Setup ScreenStandard Diagnostics Routines Setup Screen Start System Bios Debugger Setup ScreenManufacturing Mode Start RS232 Manufacturing Link Setup ScreenConsole Redirection Integrated Bios Debugger CE-Ready Windows CE LoaderIntegrated Bios Debugger Running Over a Remote Terminal Embedded Bios Post Codes Poststatusvideorom Poststatusbeforesetup Embedded Bios Beep Codes PostbeeprefreshPage PLD Code Listing PLD Code Listing Table B-1. Baseboard Bill of Materials Sheet 1 Reference Description Manufacturer Manufacturer P/NBios Flash Intel Table B-1. Baseboard Bill of Materials Sheet 2Table B-1. Baseboard Bill of Materials Sheet 3 Reference Description ManufacturerTable B-1. Baseboard Bill of Materials Sheet 4 SOIC20,SO20WReference Descriptions Manufacturer Manufacturer P/N ECJ-1VB1C104KERJ-6GEYJ472V Schematics Evaluation Platform System Electronic s Board PCI BUS Mini PCI Connector This Drawing Contains Information Which has not Socket DIMM1 DIMM2 This Drawing Contains Information Which has not This Drawing Contains Information Which Hasnot PCI Slot PCI Slot Been Verified for Manufacturing AS AN END Seru Title Been Verified for Manufacturing AS AN Enduser Title USB Secondary IDE Connector ISA/Host USB Connectors ISA Slots COM0/COM1 Port Speaker Header Unused Gates CeleronTM Processor Ppga Daughter Board ITP Pin Socket PRODUCT. Intel is not Responsible for GTL+ Termination RESISTORS-BX GTL+ Termination RESISTORS-CPU 82443BX BX Strapping Options Mounting Holes Thermal Sensor TIE Directly to Ground Plane Index Index-2