Texas Instruments TCM4300 Scen, Sint, Synclk, Syndta, SYNLE0, SYNLE1 SYNLE2 Synol, Txen, Txin

Page 15

1.4Terminal Functions (Continued)

	TERMINAL		I/O	DESCRIPTION
	NAME	NO.	I/O	DESCRIPTION
	NAME	NO.

	SCEN	94	O	Speech CODEC enable. A high out from SCEN can enable the speech CODEC.

	SINT	79	O	Sample interrupt. SINT is active low. In the analog mode, SINT occurs at 40 kHz; in the
				digital mode, SINT occurs at 48.6 kHz.

	SYNCLK	32	O	Synthesizer clock. SYNCLK clocks the serial data stream.

	SYNDTA	31	O	Synthesizer serial-data. SYNDTA provides the serial bit stream output.

	SYNLE0	28	O	Synthesizer 0, 1, and 2 latch enables. An active high on SYNLE0, SYNLE1, and
				SYNLE2 indicates that the latch is enabled.
	SYNLE1	29	O	SYNLE2 indicates that the latch is enabled.
	SYNLE1	29	O

	SYNLE2	30	O

	SYNOL	27	I	Synthesizer out-of-lock. An active high at SYNOL indicates a synthesizer is not locked.

	TXEN	23	O	Transmit power enable. An active high output from TXEN can be used to enable various
				system transmitter-circuit devices.

	TXIN	18	O	In-phase differential negative baseband transmit. The negative component of the
				differential baseband transmit signal is output from TXIN.

	TXIP	17	O	In-phase differential positive baseband transmit. The positive component of the
				differential baseband transmit signal is output from TXIP.

	TXONIND	24	I	Transmit on indicator. A signal is applied to TXONIND to indicate that power is applied
				to the power amplifier.

	TXQN	21	O	Quadrature differential negative baseband transmit. The negative component of the
				quadrature differential transmit signal is output from TXQN.

	TXQP	20	O	Quadrature differential positive baseband transmit. The positive component of the
				quadrature differential transmit signal is output from TXQP.

	VCM	15	I	Voltage common mode. VCM establishes the dc operating point for transmit outputs and
				can be tied to VHR.

	VHR	14	O	Voltage half-rail. The voltage level at VHR is approximately 0.5 ⋅ AVDD. VHR
				establishes the dc operating point for receive inputs.

	VSS	13, 97	Ð	Substrate ground
	XTAL	66	I	Crystal input. A crystal connected between XTAL and MCLIN forms an oscillator circuit.

1±7

Image 15

Contents Data Manual SLWS010F TCM4300 Data Manual Important Notice Contents Mechanical Data ±1 List of Illustrations List of Tables Introduction FeaturesTCM4300 Functional Block Diagram Fmrxen Pin AssignmentsPZ Package TOP View VSSTerminal Description Name Terminal FunctionsDvss DsprwDspstrbl DvddMcrw McdsMTS1 MclkinSyndta ScenSint SynclkDerating Factor Power Rating Above TA = 25CDissipation Rating Table PackagePower Consumption Reference CharacteristicsRecommended Operating Conditions Parameter Test Conditions MIN TYP MAX Unit Terminal ImpedanceRXIP, RXIN, RXQP, and Rxqn Inputs Avdd = 3 V, 4.5 V, 5 Function MIN TYP² MAX UnitTransmit I and Q Channel Outputs Auxiliary D/A ConvertersParameter MIN TYP MAX Unit Nominal LSB Nominal Output Voltage RSSI/Battery A/D ConverterAuxiliary D/A Converters Slope AGC, AFC, Pwrcont Auxiliary D/A Converters Slope LcdcontrTransmit TX Channel Frequency Response Digital Mode Transmit TX Channel Frequency Response Analog Mode Page Mclkout Timing Requirements see ±1 and Note MclkoutVOH VOL MCA4±MCA0 MCD7±MCD0 Mccsh Mccsl Parameter Alternate MIN MAX UnitMcds McrwMCA4±MCA0 Parameter Alternate MIN MAX Unit SymbolMCA4±MCA0 MCD7±MCD0 Twdho MCA0±MCA4 MCD0±MCD7 Mccsh Mccsl Motorola 16-Bit Read Cycle, MTS 10 =MCA0±MCA4 MCD0±MCD7 Mccsh Mccsl Mcrw MCA0±MCA410% ThR / W ThWA Dspa Dspd DspcslDspstrbl Dsprw±11. TCM4300 to DSP Interface Write Cycle ±12 Data Transfer ±1. TCM4300 Receive Channel Control SignalsControl Signal Analog Mode Digital Mode Mode Fmvox Iqrxen Fmrxen±2. RXIP, RXIN, RXQP, and Rxqn Inputs Avdd = 3 V, 4.5 V, 5 Transmit Section ±5. Transmit TX I and Q Channel Outputs Modulation error percentage +100 s %Transmit Burst Operation Digital Mode ±6. Transmit TX Channel Frequency Response Digital Mode±7. Transmit TX Channel Frequency Response Analog Mode ±1. Power Ramp-Up/Ramp-Down TIming Diagram Wide-Band Data Demodulator Transmit I And Q Output LevelParameter Test Conditions MIN MAX Unit Mean CNR ±8. Typical Bit-Error-Rate Performance Wbdbw =Wide-band Data Interrupts ±9. Bits in Control Register WBDCtrlWBD Wide-band Data Demodulator General InformationAuxiliary DACs, LCD Contrast Converter ±10. Auxiliary D/A Converters±11. Auxiliary D /A Converters Slope AGC, AFC, Pwrcont ±12. Auxiliary D /A Converters Slope Lcdcontr RSSI, Battery Monitor±13. RSSI/Battery A/D Converter Timing And Clock GenerationSample Interrupt Sint Clock GenerationSpeech-Codec Clock Generation Microcontroller ClockPhase-Adjustment Strategy RCO MclkinMclken Frequency Synthesizer Interface Syndta Clkpol Numclks LowvalHighval MSB/LSB FirstName Description ±14. Synthesizer Control FieldsSynclk Syndta SYNLE1 SYNLE0 Synrdy Power Control Port15. External Power Control Signals Name Suggested External Application ResetFmrxen Scen Iqrxen Txen ModeWBD Wbdon OUT1Cint DSP Microcontroller-DSP CommunicationsDint Fifo a Fifo B±16. Microcontroller Register Map Microcontroller Register MapWide-Band Data/Control Register ±17. Microcontroller Register DefinitionsAddr Name Category BIT Name Function Reset Value Microcontroller Status and Control Registers±18. WBDCtrl Register Lcden LCD Contrast±19. MStatCtrl Register Bits LDC D/ADSP Register Map ±20. DSP Register Map±21. DSP Register Definitions DSP Strb INT Wide-Band Data RegistersBase Station Offset Register Dspcsl TCM4300 Dsprw Dspstrbl Sint Cint Bdint±22. DStatCtrl Register Bits DSP Status and Control Registers±23. Power-On Reset Register Initialization ResetPower-On Reset Internal Reset StateMicrocontroller Interface Intel Microcontroller Mode Of Operation±24. Microcontroller Interface Configuration ±25. Microcontroller Interface Connections for Intel ModeIRQ NMI Dint Mitsubishi Microcontroller Mode of OperationMotorola Microcontroller Mode of Operation Mcrw McdsCS3 ±32 PZ S-PQFP-G100 Mechanical DataImportant Notice