Chapter 2 Card Reference

ML-100T-8 Card

Figure 2-6shows the ML-100T-8 card faceplate and block diagram.

Figure 2-6 ML-100T-8 Card Faceplate and Block Diagram

ML-100T-8

Console

ACTIVE

FAIL

LINK 0 ACT

LINK 1 ACT

LINK 2 ACT

LINK 3 ACT

LINK 4 ACT

LINK

5

ACT

LINK

6

ACT

LINK 7 ACT

8x

RJ45

4

4

 

 

Option 2

 

 

 

 

 

Packet Buffer

 

 

 

 

 

1.5MB

SDRAM

 

 

 

 

 

 

8 MB

 

 

 

 

 

 

Ethermap

 

 

 

 

 

 

#2

STS-3

77MHz

155MHz

 

 

 

6

 

 

 

 

 

 

 

 

BMC5228

8

SMII

eMDM STS12

Payload

B

Octal PHY

nP3400

 

a

 

 

 

FPGA

BTC48

 

c

 

 

8

STS-3

 

SCL

k

 

 

 

 

p

 

 

SMII

 

 

 

 

 

 

 

 

l

 

 

Ethermap

19.44MHz

 

 

a

 

 

#1

 

 

 

n

 

1

SDRAM

INTEL

Intercard

 

e

 

8MB

 

 

Control Mem

LXT973

Ethernet Links

 

 

 

 

 

 

 

 

0.5MB

SMII

PHY

 

 

 

 

 

 

 

 

 

 

 

 

 

MII

 

 

MII

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

60x

 

 

 

 

 

 

 

 

 

 

FCC1 FCC2

 

 

 

 

 

 

eMDM

 

MII

FCC3

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

MPC8270

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Flash

 

SDRAM

 

 

Part of eMDM FPGA

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

8MB

 

128MB

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

134591

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CPLD

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Option 1

 

 

 

 

 

 

 

 

 

 

 

 

 

The following paragraphs describe the general functions of the ML-100T-8 card and relate to the block diagram in Figure 2-6.

In the ingress direction (Ethernet-to-SDH), Ethernet frames first enter from a physical Ethernet port to one of the corresponding channels of the octal PHY, which performs all of the physical layer interface functions for 10/100 Ethernet. The PHY sends the Ethernet frame to the packet processor by means of the SMII interfaces for queuing in the respective packet buffer memory. The packet processor performs packet processing, packet switching, and classification. The Ethernet frames are then passed on to the POS mappers through the SMII interfaces. The POS mappers terminate the 10/100-Mbps Ethernet traffic. The Ethernet frames are extracted and buffered in POS mapper external memory. Ethernet frames are encapsulated using one of the framing protocols (PPP/HDLC or GFP), selected on a per-port basis. The encapsulated Ethernet frames are mapped into a configurable number of VC3 or VCAT low-order payloads (VC3-1v or VC3-2v). The SPE from each POS mapper (up to VC4) carrying encapsulated Ethernet frames are next passed onto the mux/demux, where the VC4 frames from both POS mappers are multiplexed to form an VC4-4c frame for transport over the SDH network by means of the BTC-48 ASIC.

Cisco ONS 15310-MA SDH Reference Manual, Release 9.1 and Release 9.2

2-14

78-19417-01

 

 

Page 71 Page 73
Page 72
Image 72
Cisco Systems 15310-MA manual 6shows the ML-100T-8 card faceplate and block diagram
Page 71 Page 73

15310-MA specifications

Cisco Systems has established itself as a leader in the networking domain, offering a wide array of solutions to meet the needs of modern businesses. Among its impressive product lineup are the Cisco 15310-CL and 15310-MA routers, designed to provide advanced network performance and reliability.

The Cisco 15310-CL is a versatile platform that primarily serves as a carrier-class router aimed at supporting high-speed data and voice services. It is built to handle the demands of large enterprises and service providers, offering a robust design that ensures maximum uptime and performance. One of its standout features is its modular architecture, which enables users to customize their configurations based on specific application needs. This scalability allows for future expansion without the need for a complete hardware overhaul.

Key technologies integrated into the Cisco 15310-CL include high-density Ethernet interfaces and a comprehensive suite of Layer 2 and Layer 3 protocol support. The device is capable of supporting multiple types of connections, including TDM, ATM, and Ethernet. This flexibility makes it an ideal choice for organizations that require seamless migration between various service types. Moreover, with features such as MPLS (Multiprotocol Label Switching) support and advanced Quality of Service (QoS) mechanisms, the router ensures that critical applications receive the necessary bandwidth and low latency required for optimal performance.

In contrast, the Cisco 15310-MA focuses on access solutions, providing a cost-effective entry point for businesses looking to enhance their network capabilities. It is well-suited for smaller offices or branch locations that need reliable connectivity without the expense and complexity associated with larger systems. The device supports a range of access methods and provides essential features like firewall capabilities, VPN support, and comprehensive security measures to protect sensitive data.

Both models benefit from Cisco's commitment to security and manageability, offering features like enhanced encryption protocols and user authentication mechanisms that help safeguard networks against threats. Additionally, they can be managed through Cisco’s intuitive software tools, simplifying configuration and monitoring tasks for IT administrators.

The Cisco 15310-CL and 15310-MA are ideal solutions for businesses seeking to enhance their network infrastructure, ensuring firms can keep pace with evolving technology demands while maintaining a focus on security and performance. Their combination of advanced features, modular capabilities, and robust support makes them valuable assets in the networking landscape.
Top Page Image Contents