Intel® IQ80219 General Purpose PCI Processor Evaluation Platform
Hardware Reference Section
3.9Board Reset Scheme
Figure 15 depicts the reset scheme for the IQ80219. Table 23 list the reset schemes for the IQ80219.
Table 23. Reset Requirements/Schemes
Description
Primary PCI reset, resets all devices on the board. It occurs during the
The SRST signal from the JTAG connector is a
Figure 15. RESET Sources
Switch S1H2: Push Button Reset
Circuit
Jumper J102
Circuit
Circuit
To PCI-X
Bridge
Reset
Reset from Primary |
|
|
| JTAG Connector | SRST Signal |
| ||
| TRST Signal | from/to JTAG |
| Emulator | |
| from JTAG | |
|
| |
| Emulator |
|
|
|
|
Circuit
|
|
|
|
|
|
|
|
|
|
Reset | Secondary |
| ||
|
| Bridge |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Intel 80219 |
| |
|
|
| ||
|
|
| ||
|
| General Purpose |
| |
|
|
|
| |
|
|
| ||
|
| PCI Processor |
|
|
|
|
|
| |
|
|
|
| |
Note: SV - Supervisory |
|
|
To Intel® 80219
General Purpose PCI
Processor TRST Pin
Intelfi 82544 GbE
UART
FLASH
Board Manual | 51 |