Installing multiple synchronized boards | Spectrum Brands MI.61XX

Installing the board in the system	Hardware Installation

Installing multiple synchronized boards

Hooking up the boards

Before mounting several synchronized boards for a multi channel system into the PC you can hook up the boards with the synchronization cable first. If there is enough space in your computer’s case (e.g. a big tower case) you can also mount the boards first and hook them up afterwards. Spectrum ships the boards together with the needed synchronization cable.

All of the possible four boards must be wired with the delivered synchronization cable. The figure is showing an example of three synchro- nized boards.

The outer boards have a soldered termination for the sync bus. These boards are marked with an additional sticker.

Only mount the cluster of synchronized boards in a row with the dedicated boards on the outer sides.

Mounting the wired boards

Before installing the boards you first need to unscrew and remove the dedicated blind-brackets usually mounted to cover unused slots of your PC. Please keep the screws in reach to fasten your Spectrum boards afterwards. All Spectrum boards require a full length PCI slot with a track at the backside to guide the board by it’s retainer. Now insert the boards slowly into your computer. This is done best with one hand each at both fronts of the board.

While inserting the boards take care not to tilt the retainers in the tracks.

Please be very carefully when inserting the boards in the PCI slots, as most of the mainboards are mounted with spacers and therefore might be damaged if they are exposed to high preasure.

After the boards insertion fasten the screws of all brackets carefully, without overdoing. The figure shows an example of three boards with two installed modules.

16	MI.61xx Manual

Image 16

Spectrum Brands MI.61XX manual Installing multiple synchronized boards

Contents

MI.61xx English version October 5Page Hardware Installation Software Driver InstallationIntroduction Software Fifo Mode Programming the BoardAnalog Outputs Standard generation modes Option Gated Replay Option Extra I/OSynchronization Option Appendix Introduction PrefaceGeneral Information Preface MI.6110 MI.6111 Different models of the MI.61xx seriesIntroduction Extra I/O Option -XMF Additional optionsExtra I/O Option -XIO Starhub Introduction Additional options Spectrum type plate Block diagram Technical Data Hardware information Dynamic Parameters Order informationHardware informationIntroduction Filter Installing the board in the system Hardware InstallationSystem Requirements Installing a board with digital inputs/outputs Installing a board with extra I/O Option -XMF Installing multiple boards synchronized by starhub Mounting the wired boardsHooking up the boards Only use the included flat ribbon cables Installing multiple synchronized boards Software Driver Installation Software Driver InstallationInterrupt Sharing Windows InstallationVersion control Driver Update Windows Software Driver Installation Windows Windows XP Windows XP Windows NT Adding boards to the Windows NT driver Linux Overview Installing the device Now it is possible to access the board using this deviceDriver info Automatic load of the driver Software Software OverviewFirst Test with SBench Software ++ Driver Interface Header filesMicrosoft Visual C++ Linux Gnu C Other Windows C/C++ compilers National Instruments LabWindows/CVIDriver functions Include Drivers Function SpcSetParam Function SpcSetParamFunction SpcSetData Windows Function SpcGetData Spectrum GmbH Delphi Pascal Programming Interface Type definitionInclude Driver Examples Delphi Pascal Programming Interface Visual Basic Examples Visual Basic Programming InterfaceVBA for Excel Examples Visual Basic Programming Interface Error handling Programming the BoardOverview Register tables Example for error checking InitializationStarting the automatic initialization routine PCI Register Installed memory Hardware versionDate of production Serial number Installed features and options Used interrupt lineUsed type of driver Driver version Powerdown and reset Example program for the board initializationSpcpcimemsize Spcpciserialno Analog Outputs Channel SelectionImportant note on channels selection Disabling the outputs Setting up the outputs Output AmplifiersOutput offset Register Value Direction Description Amplitude range Maximum Output Range Filter SpecificationsOutput Filters General description Standard generation modesProgramming Standard generation modes Programming Maximum memsizeMaximum posttrigger in MSamples Minimum and stepsize of memsize and posttrigger in samples Starting without interrupt classic mode Starting with interrupt driven modeCommand register ProgrammingStandard generation modes Data organization Writing data with SpcSetDataValue ’start’ as a 32 bit integer value Value ’len’ as a 32 bit integer value Bit Standard Mode Standard modeSample format Fifo Mode General InformationBackground Fifo Write Speed Limitations Programming Fifo Mode Software BuffersTheoretical maximum sample rate PCI Bus Throughput 60040 Read out the number of available Fifo buffers Fifo Mode Programming Buffer processingAnalog acquisition or generation boards Digital I/O 701x or 702x or pattern generator boards Example Fifo generation mode == MaxbufSpcfifostart Spcfifowait Programming Internally generated sample rate Clock generationStandard internal sample rate External reference clock Using plain quartz with no PLLExternal clocking Minimum external sample rate Direct external clockMaximum external samplerate in MS/s Example External clock with dividerCHANNEL0 CHANNEL1 CHANNEL2 CHANNEL3 Example for setting up the software trigger Trigger modes and appendant registersSoftware trigger External TTL trigger Example on how to set up the board for positive TTL trigger Edge triggersTrigger modes and appendant registers Positive TTL trigger Positive and negative TTL trigger Standard Mode Option Multiple ReplayOutput modes Trigger modes Resulting start delays Trigger modes Option Multiple Replay General information and trigger delay Option Gated ReplayOption Gated Replay Value Direction Description Example program Allowed trigger modesExternal TTL edge trigger Spctriggermode Tmttlpos Option Extra I/O Digital I/OsChannel direction Transfer Data Programming example Analog OutputsAnalog Outputs Option Extra I/O Synchronization Option Different synchronization optionsSynchronization with option cascading Synchronization with option starhub Setup order for the different synchronization options Set up the board parametersExample of board setup for three boards Write Data to on-board memory output boards only Define the boards for trigger master Example of board #2 set as trigger master3a Define synchronization or trigger Define the remaining boards as trigger slaves Define the board for clock master Example board number 0 is clock masterDefine the remaining boards as clock slaves Arm the boards for synchronization Start all of the trigger master boards Wait for the end of the measurementRead data from the on-board memory acquisition boards only Example for data reading Allocate the Fifo software buffers 2a Write first data for output boardsSpcsyncmasterfifo Spcsyncslavefifo As trigger slaves Additions for synchronizing different boards General informationCalculating the clock dividers 20xx 30xx 31xx 40xx 45xx 60xx 61xx 70xx 72xx Setting up the clock divider Board type 3122 312040 MS/s Board type 3025 3131 Resulting delays using different boards or speeds Delay in standard non Fifo modesDelay in Fifo mode Additions for equal boards with different sample rates Error Codes Error name Value hex Value dec Error descriptionAppendix Appendix Extra I/O with external connectorOption -XMF Pin assignment of the multipin connectorPin assignment of the multipin cable Pin assignment of the internal multipin connector Extra I/O with internal connector Option -XIOD14 D12 D10 D15 D13 D11