Introduction, Preface | Spectrum Brands MI.61XX instruction

Preface	Introduction

Introduction

Preface

This manual provides detailed information on the hardware features of your Spectrum instrumentation board. This information includes tech- nical data, specifications, block diagram and a connector description.

In addition, this guide takes you through the process of installing your board and also describes the installation of the delivered driver package for each operating system.

Finally this manual provides you with the complete software information of the board and the related driver. The reader of this manual will be able to integrate the board in any PC system with one of the supported bus and operating systems.

Please note that this manual provides no description for specific driver parts such as those for LabVIEW or MATLAB. These drivers are provi- ded by special order.

For any new information on the board as well as new available options or memory upgrades please contact our webside http://www.spectrum-instrumentation.com. You will also find the current driver package with the latest bug fixes and new features on our site.

Please read this manual carefully before you install any hardware or software. Spectrum is not responsible for any hardware failures resulting from incorrect usage.

General Information

The MI.61xx series contains 2 different versions of arbitrary waveform generators for the PCI bus. With these boards it is possible to generate free definable waveforms on several channels synchronously. There are up to four channels on one board with a maximum sample rate of 125 MS/s. The internal standard Syncbus allows the setup of synchronous multi channel systems with higher channel numbers. It is also pos- sible to combine the arbitrary waveform generator with other boards of the MI product family like analogue or digital acquisition boards.

With the up to 512 MSample (512 MByte) large on-board memory long waveform could be generated even with high sample rates. The memory can also be used as a FIFO buffer to make continuous data transfer from PC memory or hard disk.

Application examples: Automatic test systems, Synthesizer, Supersonics, Signal generators.

6	MI.61xx Manual

Image 6

Spectrum Brands MI.61XX manual Introduction, Preface, General Information

Contents

MI.61xx English version October 5Page Introduction Hardware InstallationSoftware Driver Installation Software Analog Outputs Fifo ModeProgramming the Board Standard generation modes Synchronization Option Option Gated ReplayOption Extra I/O Appendix General Information IntroductionPreface Preface Different models of the MI.61xx series MI.6110 MI.6111Introduction Additional options Extra I/O Option -XMFExtra I/O Option -XIO Starhub Introduction Additional options Spectrum type plate Block diagram Technical Data Hardware information Hardware informationIntroduction Dynamic ParametersOrder information Filter Hardware Installation Installing the board in the systemSystem Requirements Installing a board with digital inputs/outputs Installing a board with extra I/O Option -XMF Hooking up the boards Installing multiple boards synchronized by starhubMounting the wired boards Only use the included flat ribbon cables Installing multiple synchronized boards Software Driver Installation Software Driver InstallationInterrupt Sharing Installation WindowsVersion control Driver Update Windows Software Driver Installation Windows Windows XP Windows XP Windows NT Adding boards to the Windows NT driver Linux Overview Driver info Installing the deviceNow it is possible to access the board using this device Automatic load of the driver First Test with SBench SoftwareSoftware Overview Software Microsoft Visual C++ ++ Driver InterfaceHeader files Linux Gnu C Driver functions Other Windows C/C++ compilersNational Instruments LabWindows/CVI Include Drivers Function SpcSetData Windows Function SpcSetParamFunction SpcSetParam Function SpcGetData Spectrum GmbH Include Driver Delphi Pascal Programming InterfaceType definition Examples Delphi Pascal Programming Interface Visual Basic Programming Interface Visual Basic ExamplesVBA for Excel Examples Visual Basic Programming Interface Overview Error handlingProgramming the Board Register tables Starting the automatic initialization routine Example for error checkingInitialization PCI Register Date of production Installed memoryHardware version Serial number Used type of driver Installed features and optionsUsed interrupt line Driver version Spcpcimemsize Powerdown and resetExample program for the board initialization Spcpciserialno Important note on channels selection Analog OutputsChannel Selection Disabling the outputs Output offset Setting up the outputsOutput Amplifiers Register Value Direction Description Amplitude range Filter Specifications Maximum Output RangeOutput Filters Standard generation modes General descriptionProgramming Maximum posttrigger in MSamples Standard generation modes ProgrammingMaximum memsize Minimum and stepsize of memsize and posttrigger in samples Command register Starting without interrupt classic modeStarting with interrupt driven mode ProgrammingStandard generation modes Value ’start’ as a 32 bit integer value Data organizationWriting data with SpcSetData Value ’len’ as a 32 bit integer value Standard mode Bit Standard ModeSample format Background Fifo Write Fifo ModeGeneral Information Speed Limitations Theoretical maximum sample rate PCI Bus Throughput Programming Fifo ModeSoftware Buffers 60040 Read out the number of available Fifo buffers Analog acquisition or generation boards Fifo Mode ProgrammingBuffer processing Digital I/O 701x or 702x or pattern generator boards Spcfifostart Example Fifo generation mode== Maxbuf Spcfifowait Programming Clock generation Internally generated sample rateStandard internal sample rate Using plain quartz with no PLL External reference clockExternal clocking Direct external clock Minimum external sample rateMaximum external samplerate in MS/s External clock with divider ExampleCHANNEL0 CHANNEL1 CHANNEL2 CHANNEL3 Software trigger Example for setting up the software triggerTrigger modes and appendant registers External TTL trigger Trigger modes and appendant registers Example on how to set up the board for positive TTL triggerEdge triggers Positive TTL trigger Positive and negative TTL trigger Output modes Standard ModeOption Multiple Replay Trigger modes Resulting start delays Trigger modes Option Multiple Replay Option Gated Replay General information and trigger delayOption Gated Replay Value Direction Description External TTL edge trigger Example programAllowed trigger modes Spctriggermode Tmttlpos Channel direction Option Extra I/ODigital I/Os Transfer Data Analog Outputs Programming exampleAnalog Outputs Option Extra I/O Synchronization with option cascading Synchronization OptionDifferent synchronization options Synchronization with option starhub Example of board setup for three boards Setup order for the different synchronization optionsSet up the board parameters Write Data to on-board memory output boards only 3a Define synchronization or trigger Define the boards for trigger masterExample of board #2 set as trigger master Define the remaining boards as trigger slaves Define the remaining boards as clock slaves Define the board for clock masterExample board number 0 is clock master Arm the boards for synchronization Read data from the on-board memory acquisition boards only Start all of the trigger master boardsWait for the end of the measurement Example for data reading Spcsyncmasterfifo Allocate the Fifo software buffers2a Write first data for output boards Spcsyncslavefifo As trigger slaves Calculating the clock dividers Additions for synchronizing different boardsGeneral information 20xx 30xx 31xx 40xx 45xx 60xx 61xx 70xx 72xx 40 MS/s Setting up the clock dividerBoard type 3122 3120 Board type 3025 3131 Delay in Fifo mode Resulting delays using different boards or speedsDelay in standard non Fifo modes Additions for equal boards with different sample rates Appendix Error CodesError name Value hex Value dec Error description Appendix Pin assignment of the multipin connector Extra I/O with external connectorOption -XMFPin assignment of the multipin cable D14 D12 D10 Pin assignment of the internal multipin connectorExtra I/O with internal connector Option -XIO D15 D13 D11