www.ti.com

Architecture

Figure 5. Timing Waveform of an Asynchronous Write Cycle in Normal Mode

Setup 2

Internal clock

Strobe 3

Hold 2

 

EM_CS[5:2]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

EM_A/EM_BA

Address

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

EM_D

 

 

 

 

Data

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

EM_OE

EM_WE

EM_RW

SPRUEQ7C –February 2010

Asynchronous External Memory Interface (EMIF)

17

Submit Documentation Feedback

 

 

Copyright © 2010, Texas Instruments Incorporated

Page 17
Image 17
Texas Instruments TMS320DM646X DMSOC manual Address