Bit in Eimcr | Texas Instruments TMS320DM646X DMSOC specification

www.ti.comRegisters

Table 38. EMIF Interrupt Mask Set Register (EIMSR) Field Descriptions (continued)

Bit	Field	Value	Description

0	ATMSET		Asynchronous Timeout Mask Set. This bit enables the asynchronous timeout interrupt. Writing a 1 to
			this bit sets this bit and the ATMCLR bit in the EMIF interrupt mask clear register (EIMCR), and enables
			the asynchronous timeout interrupt. To clear this bit, a 1 must be written to the ATMCLR bit in EIMCR.
		0	Indicates that the asynchronous timeout interrupt is disabled. Writing a 0 has no effect.
		1	Indicates that the asynchronous timeout interrupt is enabled. Writing a 1 sets this bit and the ATMCLR
			bit in EIMCR.

SPRUEQ7C –February 2010	Asynchronous External Memory Interface (EMIF)	57
Submit Documentation Feedback

Copyright © 2010, Texas Instruments Incorporated

Image 57

Texas Instruments TMS320DM646X DMSOC manual Bit in Eimcr

Contents

Users Guide Submit Documentation Feedback Appendix a Revision History List of Figures List of Tables Read This First Related Documentation From Texas Instruments Purpose of the Peripheral Features Functional Block Diagram Clock ControlEmif Requests Emif Pins Signal DescriptionsPin Multiplexing Asynchronous Controller and Interface Emif Asynchronous Interface Interfacing to Asynchronous Memory Programmable Asynchronous Parameters Configuring the Emif for Asynchronous Accesses Description of the Emif Interrupt Mast Clear Register Eimcr Description of the Emif Interrupt Mask Set Register Eimsr Asynchronous Read Operations Normal Mode Read and Write Operations in Normal ModeAsynchronous Read Operation in Normal Mode Time Interval Pin Activity in WE Strobe Mode Timing Waveform of an Asynchronous Read Cycle in Normal Mode Asynchronous Write Operation in Normal Mode Asynchronous Write Operations Normal Mode Address Asynchronous Read Operations Select Strobe Mode Read and Write Operations in Select Strobe ModeAsynchronous Read Operation in Select Strobe Mode Time Interval Pin Activity in Select Strobe Mode EMD Data Asynchronous Write Operation in Select Strobe Mode Asynchronous Write Operations Select Strobe Mode EMD Configuring for Nand Flash Mode Nand Flash ModeConfiguration For Nand Flash Description of the Nand Flash Control Register Nandfcr Driving CLE and ALE Connecting to Nand Flash Nand Data Read and Write via DMA Nand Read and Program Operations ECC Value for 8-Bit Nand Flash ECC Generation Nand Flash Status Register Nandfsr Interfacing to a Non-CE Dont Care Nand FlashInterfacing to a TI DSP HPI Extended Wait Mode and the Emwait Pin Reset and Initialization ConsiderationsData Bus Parking Emif Interrupt Interrupt SupportInterrupt Events Interrupt Monitor and Control Bit Fields Interrupt Multiplexing Power ManagementProgram Execution Emulation Considerations Interfacing to Asynchronous Sram Asram Connecting to Asram Meeting AC Timing Requirements for Asram Asram Output Timing CharacteristicsEmif Input Timing Requirements Asram Input Timing Requirement for a Read Asram Input Timing Requirements for a Write Timing Waveform of an Asram Read Timing Waveform of an Asram Write Asram Timing Requirements With PCB Delays Taking Into Account PCB DelaysParameter Description Read Access Write Access Timing Waveform of an Asram Read with PCB Delays Timing Waveform of an Asram Write with PCB Delays Measured PCB Delays for TC5516100FT-12 Example Example Using TC5516100FT-12Emif Timing Requirements for TC5516100FT-12 Example Asram Timing Requirements for TC5516100FT-12 Example 27 12 5 Rsetup Rstrobe w Interfacing to Nand Flash Configuring A2CR for TC5516100FT-12 ExampleMargin Requirements Recommended Margins Meeting AC Timing Requirements for Nand Flash Emif Read Timing RequirementsNand Flash Read Timing Requirements Timing Waveform of a Nand Flash Read Nand Flash Write Timing Requirements Timing Waveform of a Nand Flash Command Write Timing Waveform of a Nand Flash Data Write Example Using Hynix HY27UA081G1M Emif Timing Requirements for HY27UA081G1M ExampleNand Flash Timing Requirements for HY27UA081G1M Example Rstrobe w max 1 w Configuring Nandfcr for HY27UA081G1M Example Configuring A1CR for HY27UA081G1M ExampleParameter Setting Nand Flash mode for chip select Offset Acronym Register Description External Memory Interface Emif Registers Revision Code and Status Register Rcsr Revision Code and Status Register Rcsr Field DescriptionsBit Field Value Description WP3 WP2 WP1 WP0 Asynchronous Wait Cycle Configuration Register AwccrCS5WAIT CS4WAIT CS3WAIT CS2WAIT WP3 EMWAIT2 pin is used Asynchronous n Configuration Registers A1CR-A4CR Emif Interrupt Raw Register Eirr Field Descriptions Emif Interrupt Raw Register EirrWR3 WR2 WR1 WR0 WR3 Emif Interrupt Mask Register Eimr Field Descriptions Emif Interrupt Mask Register EimrWRM3 WRM2 WRM1 WRM0 WRM3 AT bit in the Emif interrupt raw register Eirr Emif Interrupt Mask Set Register Eimsr Field Descriptions Emif Interrupt Mask Set Register EimsrWRMSET3 WRMSET2 WRMSET1 WRMSET0 WRMSET3 Bit in Eimcr Emif Interrupt Mask Clear Register Eimcr Field Descriptions Emif Interrupt Mask Clear Register EimcrWRMCLR3 WRMCLR2 WRMCLR1 WRMCLR0 WRMCLR3 Written to the Atmset bit in Eimsr Nand Flash Control Register Nandfcr Field Descriptions Nand Flash Control Register Nandfcr Nand Flash n ECC Registers NANDF1ECC-NANDF4ECC Nand Flash Status Register NandfsrNand Flash Status Register Nandfsr Field Descriptions Waitst P8O P4O P2O P1O Nand Flash n ECC Register NANDECCn Field DescriptionsP8E P4E P2E P1E P8O Additions/Modifications/Deletions Document Revision History Products Applications DSPRfid