Texas Instruments TMS320DM646X DMSOC specification

Use Cases

www.ti.com

Figure 12. Timing Waveform of an ASRAM Read

Setup

Strobe

Hold

EM_CS

tRC(m)

EM_A[21:0]

EM_BA[1:0]

EM_OE

tSU

tACC(m)

tCOD(m)

tOH(m) tH

EM_D[15:0]

For a write access, Table 18 lists the AC timing specifications that must be satisfied.

	Table 18. ASRAM Input Timing Requirements for a Write

Parameter	Description

tWP	Write Pulse width
tAW	Address valid to end of Write
tDS	Data Setup time
tWR	Write Recovery time
tDH	Data Hold time
tWC	Write Cycle time

32	Asynchronous External Memory Interface (EMIF)	SPRUEQ7C –February 2010
		Submit Documentation Feedback

Copyright © 2010, Texas Instruments Incorporated

Image 32

Texas Instruments TMS320DM646X DMSOC manual Timing Waveform of an Asram Read, Asram Input Timing Requirements for a Write

Contents

Users Guide Submit Documentation Feedback Revision History Appendix a List of Figures List of Tables Read This First Related Documentation From Texas Instruments Features Purpose of the Peripheral Emif Requests Functional Block DiagramClock Control Signal Descriptions Emif PinsPin Multiplexing Asynchronous Controller and Interface Interfacing to Asynchronous Memory Emif Asynchronous Interface Configuring the Emif for Asynchronous Accesses Programmable Asynchronous Parameters Description of the Emif Interrupt Mask Set Register Eimsr Description of the Emif Interrupt Mast Clear Register Eimcr Read and Write Operations in Normal Mode Asynchronous Read Operations Normal ModeAsynchronous Read Operation in Normal Mode Time Interval Pin Activity in WE Strobe Mode Timing Waveform of an Asynchronous Read Cycle in Normal Mode Asynchronous Write Operations Normal Mode Asynchronous Write Operation in Normal Mode Address Read and Write Operations in Select Strobe Mode Asynchronous Read Operations Select Strobe ModeAsynchronous Read Operation in Select Strobe Mode Time Interval Pin Activity in Select Strobe Mode EMD Data Asynchronous Write Operations Select Strobe Mode Asynchronous Write Operation in Select Strobe Mode EMD Nand Flash Mode Configuring for Nand Flash ModeConfiguration For Nand Flash Description of the Nand Flash Control Register Nandfcr Connecting to Nand Flash Driving CLE and ALE Nand Read and Program Operations Nand Data Read and Write via DMA ECC Generation ECC Value for 8-Bit Nand Flash Interfacing to a TI DSP HPI Nand Flash Status Register NandfsrInterfacing to a Non-CE Dont Care Nand Flash Data Bus Parking Extended Wait Mode and the Emwait PinReset and Initialization Considerations Interrupt Support Emif InterruptInterrupt Events Interrupt Monitor and Control Bit Fields Power Management Interrupt MultiplexingProgram Execution Emulation Considerations Connecting to Asram Interfacing to Asynchronous Sram Asram Asram Output Timing Characteristics Meeting AC Timing Requirements for AsramEmif Input Timing Requirements Asram Input Timing Requirement for a Read Timing Waveform of an Asram Read Asram Input Timing Requirements for a Write Timing Waveform of an Asram Write Taking Into Account PCB Delays Asram Timing Requirements With PCB DelaysParameter Description Read Access Write Access Timing Waveform of an Asram Read with PCB Delays Timing Waveform of an Asram Write with PCB Delays Example Using TC5516100FT-12 Measured PCB Delays for TC5516100FT-12 ExampleEmif Timing Requirements for TC5516100FT-12 Example Asram Timing Requirements for TC5516100FT-12 Example 27 12 5 Rsetup Rstrobe w Configuring A2CR for TC5516100FT-12 Example Interfacing to Nand FlashMargin Requirements Recommended Margins Nand Flash Read Timing Requirements Meeting AC Timing Requirements for Nand FlashEmif Read Timing Requirements Timing Waveform of a Nand Flash Read Nand Flash Write Timing Requirements Timing Waveform of a Nand Flash Command Write Timing Waveform of a Nand Flash Data Write Nand Flash Timing Requirements for HY27UA081G1M Example Example Using Hynix HY27UA081G1MEmif Timing Requirements for HY27UA081G1M Example Rstrobe w max 1 w Configuring A1CR for HY27UA081G1M Example Configuring Nandfcr for HY27UA081G1M ExampleParameter Setting Nand Flash mode for chip select External Memory Interface Emif Registers Offset Acronym Register Description Bit Field Value Description Revision Code and Status Register RcsrRevision Code and Status Register Rcsr Field Descriptions Asynchronous Wait Cycle Configuration Register Awccr WP3 WP2 WP1 WP0CS5WAIT CS4WAIT CS3WAIT CS2WAIT WP3 EMWAIT2 pin is used Asynchronous n Configuration Registers A1CR-A4CR Emif Interrupt Raw Register Eirr Emif Interrupt Raw Register Eirr Field DescriptionsWR3 WR2 WR1 WR0 WR3 Emif Interrupt Mask Register Eimr Emif Interrupt Mask Register Eimr Field DescriptionsWRM3 WRM2 WRM1 WRM0 WRM3 AT bit in the Emif interrupt raw register Eirr Emif Interrupt Mask Set Register Eimsr Emif Interrupt Mask Set Register Eimsr Field DescriptionsWRMSET3 WRMSET2 WRMSET1 WRMSET0 WRMSET3 Bit in Eimcr Emif Interrupt Mask Clear Register Eimcr Emif Interrupt Mask Clear Register Eimcr Field DescriptionsWRMCLR3 WRMCLR2 WRMCLR1 WRMCLR0 WRMCLR3 Written to the Atmset bit in Eimsr Nand Flash Control Register Nandfcr Nand Flash Control Register Nandfcr Field Descriptions Nand Flash Status Register Nandfsr Nand Flash n ECC Registers NANDF1ECC-NANDF4ECCNand Flash Status Register Nandfsr Field Descriptions Waitst Nand Flash n ECC Register NANDECCn Field Descriptions P8O P4O P2O P1OP8E P4E P2E P1E P8O Document Revision History Additions/Modifications/Deletions Rfid Products ApplicationsDSP