Figure C-5FETCH Operation | Xilinx UG129 specs

R

Appendix : PicoBlaze Instruction Set and Event Reference

FETCH sX, Operand — Read Scratchpad RAM Location to Register sX

The FETCH instruction reads scratchpad RAM location specified by Operand into register sX, as shown in Figure C-5. There are 64 scratchpad RAM locations. The two most- significant bits of Operand, bits 7 and 6, are discarded and the RAM address is truncated to the least-significant six bits of Operand, bits 5 to bit 0. Consequently, a FETCH operation from address FF is equivalent to a FETCH operation from address 3F.

FALSE

[5:0]

Register sY or

Literal kk

[7] [6]

64-Byte Scratchpad RAM

DATA_IN[7:0] DATA_OUT[7:0]

WRITE_ENABLE

ADDRESS[5:0]

Register sX

UG129_aC_11_051604

Figure C-5:FETCH Operation

Examples

FETCH sX, (sY) ; Read scratchpad RAM location specified by the ; contents of register sY into register sX

FETCH sX, kk ; Read scratchpad RAM location specified by the ; immediate constant kk into register sX

Pseudocode

sX Å Scratchpad_RAM [Operand[5:0]]

PC Å PC + 1

Registers/Flags Altered

Registers: PC

Flags: None

Notes

pBlazIDE Equivalent: The instruction mnemonic, FETCH, is the same for both KCPSM3 and pBlazIDE. However, the instruction syntax for indirect addressing is slightly different. The KCPSM3 syntax places parentheses around the indirect address while the pBlazIDE syntax uses no parentheses.

KCPSM3 Instruction

PBlazIDE Instruction

FETCH sX, (sY)

FETCH sX, sY

The FETCH instruction is only supported on PicoBlaze microcontrollers for Spartan-3,

Virtex-II, and Virtex-II Pro FPGAs.

98	www.xilinx.com	PicoBlaze 8-bit Embedded Microcontroller
		UG129 (v1.1.2) June 24, 2008

Image 98

Xilinx UG129 manual Figure C-5FETCH Operation, KCPSM3 Instruction PBlazIDE Instruction

Contents

PicoBlaze 8-bit Embedded Microcontroller User Guide UG129 v1.1.2 June 24 Revision History Version Revision Limitation of Liability Limited Warranty and DisclaimerLimitations Technical Support Limitations Acknowledgments Preface Acknowledgments Guide Contents About This Guide Preface About This Guide Table of Contents Interrupts Performance Appendix C PicoBlaze Instruction Set and Event Reference PicoBlaze Microcontroller Features Introduction Instruction Program Store PicoBlaze Microcontroller Functional BlocksGeneral-Purpose Registers Introduction Byte Scratchpad RAM Arithmetic Logic Unit ALUFlags Input/Output Program Flow Control ResetProgram Counter PC CALL/RETURN Stack Why the PicoBlaze Microcontroller? Why the PicoBlaze Microcontroller?Why Use a Microcontroller within an FPGA? Strengths Weaknesses Signal Direction Description PicoBlaze Interface SignalsPicoBlaze Interface Signal Descriptions Readstrobe PicoBlaze Instruction Set 1PicoBlaze Instruction Set alphabetical listing Enable Interrupt Returni Disable Address Spaces Instruction 1Kx18 Direct PicoBlaze Instruction Set Processing DataLogic Instructions 2Complementing a Register Value 3Inverting an Individual Bit Location 616-Setting a Bit Location Arithmetic Instructions SUB and Subcy Subtract Instructions Multiplication 10Incrementing and Decrementing a Register 148-bit by 8-bit Multiply Routine Produces a 16-bit Product 168-bit by 8-bit Multiply Routine Using Hardware Multiplier Division No Operation NOP 18Loading a Register with Itself Acts as a NOP Instruction Setting and Clearing Carry Flag Test and Compare 22The Test Instruction Affects the Zero Flag 25Generate Parity for a Register Using the Test Instruction Shift and Rotate Instructions SRX 5PicoBlaze Rotate Instructions Rotate Left Rotate Right Moving Data Program Flow Control Program Flow Control 6Instruction Conditional Execution Description CALL/RETURN Program Flow Control UG129 v1.1.2 June 24 Interrupts 1Simple Interrupt Logic Example Interrupt Flow 2Example Interrupt Flow 3Interrupt Timing Diagram Example Interrupt Flow Interrupts Direct Addressing Scratchpad RAMAddress Modes Indirect Addressing Implementing a Look-Up Table Scratchpad RAM Stack Operations Stack OperationsFifo Operations Scratchpad RAM Input and Output Ports Portid Port Input Operations 1INPUT Operation and Fpga Interface Logic INPORT70 Input OperationsPORTID70 Register s0 Input and Output Ports Applications with Few Input SourcesReadstrobe Interaction with FIFOs Output Operations Output Operations Simple Output Structure for Few Output Destinations Fpga Register 8Use Constant Directives to Declare Output Port Addresses Pipelining for Maximum Performance 9Pipelining the Portid Decoding Improves Performance Pipelining for Maximum Performance Repartitioning the Design for Maximum Performance Effective Pipelining Improves Read Performance Instruction Storage Configurations Standard Configuration Single 1Kx18 Block RAM Instruction Storage Configurations Two PicoBlaze Microcontrollers Share a 1Kx18 Code Image 6Using Distributed ROM for Instruction Memory Distributed ROM Instead of Block RAM Instruction Storage Configurations Predicting Executing Performance PerformanceInput Clock Frequency Frequency Performance PicoBlaze Development Tools Assembler PicoBlaze Development Tools Assembly ErrorsInput and Output Files Configuring pBlazIDE for the PicoBlaze Microcontroller Mediatronix pBlazIDE Importing KCPSM3 Code into pBlazIDE 4Example of How Kcpsm Source Code Converts to pBlazIDE Code Differences Between the KCPSM3 Assembler and pBlazIDE Differences Between the KCPSM3 Assembler and pBlazIDEDirectives Function KCPSM3 Directive PBlazIDE Directive PicoBlaze Development Tools KCPSM3 Module Using the PicoBlaze Microcontroller in an Fpga DesignVhdl Design Flow Connecting the Program ROM Using the PicoBlaze Microcontroller in an Fpga Design Generating an ESC Schematic Symbol Black Box Instantiation of KCPSM3 using KCPSM3.ngcGenerating the Program ROM using progrom.coe Black Box Instantiation of KCPSM3 using KCPSM3.ngc Using the PicoBlaze Microcontroller in an Fpga Design Naming or Aliasing Registers Assembler DirectivesLocating Code at a Specific Address Defining I/O Ports pBlazIDE Defining ConstantsNaming the Program ROM Output File PBlazIDE Defining I/O Ports pBlazIDE Input PortsOutput Ports Input/Output Ports 5Example of pBlazIDE Dsout Directive Custom Instruction Op-Codes Custom Instruction Op-Codes Assembler Directives Simulating PicoBlaze Code Instruction Set Simulation with pBlazIDE 2pBlazIDE Simulator Control Buttons Function Assemble Simulator Control ButtonsInstruction Set Simulation with pBlazIDE Edit Run to Cursor RunStep Over Pause Turbocharging Simulation using FPGAs Turbocharging Simulation using FPGAs Simulating PicoBlaze Code Related Materials and References Chapter Related Materials and References Example Program Templates KCPSM3 Syntax PBlazIDE Syntax Appendix Example Program Templates PicoBlaze Instruction Set and Event Reference ADD sX, Operand -Add Operand to Register sX Addcy sX, Operand -Add Operand to Register sX with Carry Appendix PicoBlaze Instruction Set and Event Reference SX, Operand Logical Bitwise and Register sX with Operand SX, Operand Logical Bitwise and Register sX with Operand Examples Condition Table C-1CALL Instruction Conditions Description Compare sX, Operand Compare Operand with Register sX Figure C-4COMPARE Operation Disable Interrupt Disable External Interrupt Input Disable Interrupt Disable External Interrupt InputEnable Interrupt Enable External Interrupt Input Figure C-5FETCH Operation KCPSM3 Instruction PBlazIDE Instruction Portid Å Operand SX Å Inport PC Å PC + Interrupt Event, When Enabled Table C-2JUMP Instruction Conditions Description Load sX, Operand Load Register sX with Operand Or sX, Operand Logical Bitwise or Register sX with Operand Or sX, Operand Logical Bitwise or Register sX with Operand Figure C-7OUTPUT Operation and Fpga Interface Logic Table C-3PicoBlaze Reset Values Resource Reset Event Effect Reset EventReset Event Table C-4RETURN Instruction Conditions Description PBlazIDE Equivalent RET, RET C, RET NC, RET Z, RET NZ Table C-5Rotate Left RL Operation RL sX Rotate Left Register sXRR sX Rotate Right Register sX Table C-6Rotate Right RR Operation Table C-7Shift Left Operations SL 0 1 X a sX Shift Left Register sXSL 0 1 X a sX Shift Left Register sX SR 0 1 X a sX Shift Right Register sX Shift Right with ‘ 0’ fill Figure C-8STORE Operation SUB sX, Operand -Subtract Operand from Register sX Store sX, sY Figure C-10SUBCY Instruction Registers sX Flags CARRY, Zero PBlazIDE Equivalent Subc Figure C-11ZERO Flag Logic for Test Instruction PicoBlaze 8-bit Embedded Microcontroller 117 XOR sX, Operand Logical Bitwise XOR Register sX with Operand Instruction Codes Table D-1PicoBlaze Instruction Codes Jump Z PicoBlaze 8-bit Embedded Microcontroller 121 Appendix Instruction Codes Reg Description Register and Scratchpad RAM Planning WorksheetsRegisters Loc Description Scratchpad RAMAppendix Register and Scratchpad RAM Planning Worksheets