Cypress CY8CNP102E, CY8CNP102B manual Cmrroa, Psrroa

Page 12

PRELIMINARY CY8CNP102B, CY8CNP102E

DC Operational Amplifier Specifications

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Capacitor PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block.

Table 7. 3.3V DC Operational Amplifier Specifications (CY8CNP102B)

Symbol

Description

Min

Typ

Max

Units

Notes

VOSOA

Input Offset Voltage (absolute value)

 

 

 

 

High Power is 5 Volts Only

 

Power = Low, Opamp Bias = High

1.65

10

mV

 

 

Power = Medium, Opamp Bias = High

1.32

8

mV

 

 

 

 

 

 

 

 

TCVOSOA

Average Input Offset Voltage Drift

7.0

35.0

μV/oC

 

IEBOA

Input Leakage Current (Port 0 Analog

200

pA

Gross tested to 1 μA.

 

Pins)

 

 

 

 

 

C

Input Capacitance (Port 0 Analog Pins)

4.5

9.5

pF

Pin dependent. Temp = 25 oC.

INOA

 

 

 

 

 

 

VCMOA

Common Mode Voltage Range

0

Vcc

V

 

CMRROA

Common Mode Rejection Ratio

60

dB

 

GOLOA

Open Loop Gain

80

dB

 

VOHIGHOA

High Output Voltage Swing (internal

Vcc - 0.01

V

 

 

signals)

 

 

 

 

 

VOLOWOA

Low Output Voltage Swing (internal

0.01

V

 

 

signals)

 

 

 

 

 

ISOA

Supply Current

 

 

 

 

 

 

(including associated AGND buffer)

 

 

 

 

 

 

Power = Low, Opamp Bias = Low

150

200

μA

 

 

Power = Low, Opamp Bias = High

300

400

μA

 

 

Power = Medium, Opamp Bias = Low

600

800

μA

 

 

Power = Medium, Opamp Bias = High

1200

1600

μA

 

 

Power = High, Opamp Bias = Low

2400

3200

μA

 

 

Power = High, Opamp Bias = High

μA

Not Allowed for 3.3V operation

 

 

 

 

 

 

 

PSRROA

Supply Voltage Rejection Ratio

54

80

dB

Vss VIN (Vcc - 2.25) or

 

 

 

 

 

 

(Vcc - 1.25V) VIN Vcc

DC Low Power Comparator Specifications

Table 8. 3.3V DC Low Power Comparator Specifications (CY8CNP102B)

Symbol

Description

Min

Typ

Max

Units

VREFLPC

Low power comparator (LPC) reference voltage range

0.2

Vcc - 1.0

V

ISLPC

LPC supply current

10

40

μA

VOSLPC

LPC voltage offset

2.5

30

mV

Document #: 001-43991 Rev. *D

Page 12 of 38

[+] Feedback

Image 12
Contents Features OverviewLogic Block Diagram Pinouts GpioENW NVW NVA1NVA2 ENA1PSoC NV Functional Overview PSoC NV CoreNvSRAM Data Memory NvSRAM OperationProgrammable Digital System Programmable Analog SystemAdditional System Resources Development Tools PSoC Designer Software SubsystemsEsigner Designing with User Modules Hardware ToolsUser Module and Source Code Development Flows Cypress nvSRAM user Module Parts per millionMicrohenry Picosecond Microsecond Samples per secondOperating Temperature 3V OperationAbsolute Maximum Ratings ESDDC Electrical Characteristics Cmrroa PsrroaPsrr OB DC Analog Reference Specifications Capacitor Unit Value Switch CapAgnd = BandGap1 Agnd = 1.6 x BandGap1 Resistor Unit Value Continuous TimeVdd Value for Ppor Trip positive ramp PORLEV10 = 00b Vdd Value for Ppor Trip negative rampPORLEV10 = 00b Ppor Hysteresis PORLEV10 = 00bSupply Current During Programming or Verify Input Low Voltage During Programming or VerifyDriving internal pull During Programming or Verify Down resistorAC Electrical Characteristics DC24MPower Up Recall Duration Gpio Operating Frequency 12.3 MHz Normal Strong Mode TRiseSStore Cycle Duration 12.5 Low Voltage Trigger LevelBwoa Crcprs SpimSpis BwobData Set up Time to Falling Edge of Sclk Data Out Delay from Falling Edge of Sclk 0V ≤ Vcc ≤Setup Time for a Repeated Start Condition Data Hold Time Data Setup Time5V Operation Capacitive Load on Pins as Input Pin dependent. Temp = 25oC High Output Level VccCombined IOH budget Input Low Level 75 toInput Leakage Current Port 0 Analog Pins Gross tested to 1 μA Input Capacitance Port 0 Analog PinsLow power comparator LPC reference voltage range Vcc Average Input Offset Voltage DriftPsrrob PORLEV10 = 10b Vdd Value for Ppor Trip negative ramp PORLEV10 = 10b Ppor HysteresisVM20 = 011b VM20 = 100bOutput Low Voltage During Programming or VerifyBlock Using factory trim values MHz Trimmed for 5V operationSee on Internal Main Oscillator Frequency for 6 MHzMHz Normal Strong Mode TRiseF Gpio Operating FrequencyVcc = 4.75V to TFallFMaximum Frequency 49.2 MHz 75V ≤ Vcc ≤ Maximum Input Clock Frequency 24.6 MHz 75V ≤ Vcc ≤ CRC Mode MHz due to 2 Over clockingSions Transmitter Maximum Input Clock Frequency 24.6 MHz Vcc ≥ 4.75V, 2 Stop Bits MHz due to 8 Over clocking 49.2Data Out Delay from Falling Edge of Sclk 75V ≤ Vcc ≤ Switching Waveforms A b l eExternal Crystal Oscillator Startup Timing Diagram L e c tPart Numbering Nomenclature Ordering InformationCY8CNP102B-AXI CY8CNP102E-AXIPackage Diagrams Thermal ImpedanceTqfp 81 oC/WDocument History PyrsGVCH/PYRS Sales, Solutions, and Legal Information Worldwide Sales and Design Support Products PSoC SolutionsUSB