143
| Diagnostic LED Decoder |
| |||
Checkpoint | G=Green, R=Red, A=Amber | Description | |||
code |
|
|
|
|
|
| MSB |
|
| LSB |
|
|
|
|
|
|
|
0x13h | OFF | OFF | G | A | SMM initialization |
|
|
|
|
|
|
Chipset |
|
|
|
|
|
0x21h | OFF | OFF | R | G | Initializing a chipset component |
|
|
|
|
|
|
Memory |
|
|
|
|
|
|
|
|
|
|
|
0x22h | OFF | OFF | A | OFF | Reading configuration data from |
|
|
|
|
| memory (SPD on DIMM) |
|
|
|
|
|
|
0x23h | OFF | OFF | A | G | Detecting presence of memory |
|
|
|
|
|
|
0x24h | OFF | G | R | OFF | Programming timing parameters in |
|
|
|
|
| the memory controller |
|
|
|
|
|
|
0x25h | OFF | G | R | G | Configuring memory parameters in |
|
|
|
|
| the memory controller |
|
|
|
|
|
|
0x26h | OFF | G | A | OFF | Optimizing memory controller |
|
|
|
|
| settings |
|
|
|
|
|
|
0x27h | OFF | G | A | G | Initializing memory, such as ECC init |
|
|
|
|
|
|
0x28h | G | OFF | R | OFF | Testing memory |
|
|
|
|
|
|
PCI Bus |
|
|
|
|
|
|
|
|
|
|
|
0x50h | OFF | R | OFF | R | Enumerating PCI busses |
|
|
|
|
|
|
0x51h | OFF | R | OFF | A | Allocating resources to PCI busses |
|
|
|
|
|
|
0x52h | OFF | R | G | R | Hot Plug PCI controller |
|
|
|
|
| initialization |
|
|
|
|
|
|
0x53h | OFF | R | G | A | Reserved for PCI bus |
|
|
|
|
|
|
0x54h | OFF | A | OFF | R | Reserved for PCI bus |
|
|
|
|
|
|
0x55h | OFF | A | OFF | A | Reserved for PCI bus |
|
|
|
|
|
|
0x56h | OFF | A | G | R | Reserved for PCI bus |
|
|
|
|
|
|
0x57h | OFF | A | G | A | Reserved for PCI bus |
|
|
|
|
|
|
USB |
|
|
|
|
|
|
|
|
|
|
|
0x58h | G | R | OFF | R | Resetting USB bus |
|
|
|
|
|
|
0x59h | G | R | OFF | A | Reserved for USB devices |
|
|
|
|
|
|
|
|
|
|
|
|