Manuals / Agilent Technologies / TV and Video / CRT Television

Agilent Technologies HDMP-3001 manual TOH Interface E1/E2/F1 Receive Timing

Models: HDMP-3001

1 124

Download 124 pages 6.83 Kb

Page 114

Image 114

8.6 TOH Interface E1/E2/F1 Receive Timing

RX_E1E2F1_CLK

tVE1FC

tHE2FC

tHF1FC

RX_E1_DATA

RX_E2_DATA

RX_F1_DATA

Figure 34. TOH Interface E1/E2/F1 Receive Timing

Label	Parameter	Min	Typ.	Max	Units
RX_E1E2F1_CLK	TX_E1E2F1_CLK frequency		64		kHz

tVE1FC	Transition RX_E1_DATA from RX_E1E2F1_CLK low	30		70	ns
tHE2FC	Transition RX_E2_DATA from RX_E1E2F1_CLK low	30		70	ns
tHF1FC	Transition RX_F1_DATA from RX_E1E2F1_CLK low	30		70	ns

8.7 DCC Interface Transmit Timing

TX_SDCC_CLK

TX_LDCC_CLK

tSSDCTC tHSDFC

tSLDCTC tHLDFC

TX_SDCC_DATA

TX_LDCC_DATA

Figure 35. DCC Interface Transmit Timing

Label	Parameter	Min	Typ.	Max	Units
TX_SDCC_CLK	TX_SDCC_CLK frequency		192		kHz

tSSDCTC	Setup TX_SDCC_DATA to TX_SDCC_CLK high	100			ns
tHSDFC	Hold TX_SDCC_DATA from TX_SDCC_CLK high	100			ns
TX_LDCC_CLK	TX_LDCC_CLK frequency		576		kHz

tSLDCTC	Setup TX_LDCC_DATA to TX_LDCC_CLK high	100			ns
tHLDFC	Hold TX_LDCC_DATA from TX_LDCC_CLK high	100			ns

114

Page 114

Image 114

Agilent Technologies HDMP-3001 manual TOH Interface E1/E2/F1 Receive Timing, DCC Interface Transmit Timing

Contents

Agilent HDMP-3001 117 110116 118112 104105 113STS-3c/STM-1 Configuration for List of TablesInternal Functional Blocks See the block diagramHDMP-3001 Features List Full Duplex Fast EthernetInterfaces ApplicationsBenefits Data ProcessingPinout Pin AssignmentsReceive Line Alarm Indication Signal Output Receive Loss of Frame OutputContinues Signal name Pin # TypeI/O Signal description Loss of Sonettx clockLoss of Sonetrx clock Received E1/E2/F1 Data Reference Clock a Received Line DCC Data Drop output for receivedTransmit Line DCC Data Input for the Line Data Transmit Section DCC Data Input for the SectionTransmit Section DCC Reference Clock BUS Interface Mode Read Enable Active low Write Enable Active lowGPIO0 SCLSDA GPIO1Dgnd VDDDvdd PRXDMTXD1 PRXDMTXD2 PRXDMTXD3 Prxdvmtxen Prxermtxer INT I/O Buffer TypesBuffer types Buffer Type Name Comment TMS, TRSTB, TDIMII Management Interface IntroductionInterface Descriptions Microprocessor Interface Eeprom InterfaceSoftware State Machine Reset Initialization Hardware resetSoftware Reset Bit Order GFP ModeLaps Mode Performance MonitoringTest Loopbacks LoopbacksPolled Mode Jtag pins Signal Name DescriptionInterrupt Driven Mode JtagApsintb Laps ProcessingGFP Processing FCS Polynomial for Laps ProcessingLaps Scrambling FCS Polynomial for GFP ProcessingGFP Scrambling SONET/SDH ProcessingIng Overview 3.1 SPE/VC StructurePath Trace J1 Signal Label C23.2 POH Path BIP-8 B3Prdiauto Prdienh Rxpais Rxuneq Rxplm RxlopSection Growth/Spare ZO Section Trace STS-3c/STM-1 TOH/SOH Row ColumnPointer Action Byte H3 Section BIP-8 B1Synchronization Status S1 Line/MS BIP-24 B2APS Channel and Line/MS AIS/RDI K1 and K2 Line/MS REI M1Transport Overhead Monitoring 4.2.5 B2 Error Counting4.1 LOC 4.2.1 J0 Monitoring4.2.11 M1 Monitoring APS Monitoring4.2.10 S1 Monitoring Transport Overhead DropPointer Interpretation Current accepted pointer value is incremented by 1 modPointer Processing Path Overhead Monitoring MonitorSupports two methods Pattern Acceptance and Com Path REI Monitoring Path RDI MonitoringSTS-3C/STM-1 Framer If the framer is bypassed Framer Enabled DetailsFramer Bypass Details Descrambling4.14 B1 Monitor SDH and Sonet mode Chip setup and configuration Eeprom DetectionConfigurations PHY and MAC mode Laps and GFP modeActive value of 0. Refer to Figure WRB WE0 RDB Rdyb Intb HDMP-3001 Pin Name Microprocessor Pin NameBusmode Cpuclk ClkoutEeprom Interface Configuration COL VSSRegister Definitions MII Management Register MapBit Type Bit Name Default value Description Chip Register Map SONET/SDH Transmit RegistersAddress Register Name SONET/SDH Transmit Registers SONET/SDH Receive RegistersAddress Register Name Ethernet Transmit RegistersTxsapimsb Ethernet Receive RegistersAddress Register Name Latch State Global CNT ResetValue After Reset ADDR=0x001 Test Modes BitSdapu DISCHIPREV30 PHYADDR40 Rxaps Sumint INTADDR=0x008 Summary Interrupt Mask Bit ADDR=0x007 Event Summary BitTohdsum Apsintb MaskADDR=0x00A Rx Event Summary Mask Bit ADDR=0x009 Mode of Operation BitIsolate SONET/SDH PHY/MAC GFP/LAPS MII EosdGPIOCTL7 TxuneqScrinh INH GPIOCTL3ADDR=0x00F Gpio 158 Data Bit ADDR=0x00E Gpio 70 Data BitGPIO7 GPIO6 GPIO5 GPIO4 GPIO3 GPIO2 GPIO1 GPIO0 GPIO15 GPIO14 GPIO13 GPIO12 GPIO11 GPIO10 GPIO9 GPIO8Txlais TXB1INV TXB2INV TXB3INVADDR=0x09D Transmit AIS, RDI, REI Control Bit Lrdiinh LreiinhADDR=0x09F -0x0AE Transmit J0 Bytes 1 Bit TXJ0070ADDR=0x0B0 Transmit K2 Byte Bit ADDR=0x0B3 Transmit S1 Byte Bit TESTS170 Value After ResetADDR=0x0B1 Transmit K1 Byte Bit Preiinh Prdienh PrdiautoPrdi Rxpais Rxuneq Rxplm Auto ENH RxlopTxpais ADDR=0x0F7 POH Error Generation BitValue 0x18 after Reset ADDR=0x0F8 Transmit C2 Byte Bit Bit name TXC2W1C J0OOFRxlais Rxlrdi RXK1D K1UNSTAB RXK2D Bit J0OOFD J0OOF delta bit ReservedDmask Mask RxlaisRXK1D K1UNSTAB RXK2D Rxoofd RxlofdADDR=0x0FF Receive TOH Monitor Control Bit Rxlos Rxfram Rxlof Level INH ALGADDR=0x101 Receive Framer Position Control Bit Rxlais Rxlrdi K1UNSTAB S1UNSTAB J0OOFADDR=0x103 Receive SOH Status Bit RxlosRxoof Rxlof ADDR=0x114 Receive S1 LSBs Bit Bits RXK2 70 APS Signaling The received K2 byteBits 7-0 RXJ0 01570 Section Trace The received 16 J0 bytes ADDR=0x115 Receive K2 Byte BitBits B1ERRCNT70 BitsBits B2ERRCNT70 Bits M1ERRCNT70 ADDR=0x126 Receive Pointer Interpreter Delta Bit ADDR=0x122 Receive Pointer Interpreter Mask BitRxlopd Rxpais Mask Dmask Rxlopd RxpaisRxlop Rxpais ADDR=0x128 Receive Pointer Status1 BitPSTATE10 ADDR=0x12A Receive Pointer Status2 BitADDR=0x12D Receive J1 Reading Control Bit ADDR=0x12E Receive J1 Mode Control BitContent and writes them to RXJ163070 Bit Reserved J1READADDR=0x12F Receive RDI Monitor Bit ADDR=0x130 Receive J1 Delta BitJ1AVLD Reserved J1AVL J1OOFD Mask Rxuneq RxplmdMask Dmask ADDR=0x134 -0x173 Receive J1 Bytes Bit ADDR=0x133 Receive J1 OOF BitJ1OOF RXJ1070RXC2D RXG1D Rxuneq Rxplmd EXPC2 Value After ResetADDR=0x174 Receive Path Delta Bit ADDR=0x176 Expected C2 Byte BitRxuneq Rxplm ADDR=0x178 Receive Uneq Monitor BitReserved RXG120 Bits 7-0 B3ERRCNTBits 7-0 G1ERRCNT 70 The lower byte of the G1 error counter Bits 7-0 G1ERRCNT 158 The upper byte of the G1 error counterAddr = 0x181 Transmit ADR/DPSP Byte Bit Value 0x04 After ResetTxscr Txfcs INH Corr TXADRDPSP70Value 0x03 after Reset Value 0xDD after ResetMSB Value 0x88 after ResetAddr = 0x185 Transmit Fifo Threshold108 MSB Bit MSBs of the register aboveBits Reserved Addr = 0x186 Transmit Laps mode BitTxadr Txcnt Txsapi Txabort Txra INH Txcore Txext Txtype Hdinh HEC Hdrinh CorrValue 0x01 after Reset Value 0xFE after ResetAddr = 0x189 Transmit Sapi MSB Bit Bit name TXSAPIH70 Addr TxmiiframesrecokTxmiialignerr 0x19A Fixed 0x19B Value After Reset Addr = 0x194-0x197 Txer Error CounterAddr = 0x198-0x19B TX Fifo Overflow Error Bit Bit name 0x198Newtx Fifour Fifoof Ererr Miialign ERR Addr = 0x1A1 Ethernet Transmit Interrupt Mask Bit Newtx Fifour Fifoof Ermask Miialign MaskInterrupt event bit Ethernet Receive Registers Addr = 0x1C0 GFP/LAPS Mode Bit Value 0xA4 after ResetRxdes Rxfcs INH Reminh Addr = 0x1C3 RX Fifo Transmit Threshold108 Bit RXFIFOTHRESHOLD108HIIFGWATERMARK70 Addr = 0x1C5 High Inter-Frame-Gap Water Mark Bit HIIFGWATERMARK108LOIFGWATERMARK70 Addr = 0x1C8 Normal Inter-Frame-Gap Bit Addr = 0x1C7 Low Inter-Frame-Gap Water Mark BitLOIFGWATERMARK108 NORMALIFG40Bits 7-5 Reserved Reserved LOWIFG40 Value 0x0A After ResetAddr = 0x1C9 Low Inter-Frame-Gap Bit Addr = 0x1CA Receive ADR/TYPEL Bit Bit name RxadrtypelAddr = 0x1CB Receive Control/TYPEH Bit Bit name Rxcnttypeh Addr = 0x1CD Laps Mode Bit Rxadr Rxcnt Rxsapi Reminh Check INHAddr = 0x1CE GFP Mode Bit Value 0x00 after ResetRxext Addr = 0x1D1 Receive Sapi LSB Bit Bit name RXSAPIL70 Addr = 0x1D0 Receive Pre-Sync States BitRXPRESYNC30 Addr = 0x1D2 Receive Sapi MSB Bit Bit name RXSAPIH70Rxmiiframesxmitok RX Formdesterr RxsyncerrAddr = 0x1E8-EB Receive Fifo Underrun Error Addr = 0x1E4-E7 Receive Fifo Overflow Error0x1E6 Fixed 0x1E7 Value After Reset 0x1EA Fixed 0x1EB Value After ResetAddr = 0x1EC Ethernet Receive Interrupt Event Bit ERR W1CCounter Addr = 0x1ED Ethernet Receive Interrupt Mask Bit Newrx Newrx MIN MAX OOS Form Fifour FifoofRxmin RXMINSIZE60 Enforce RxmaxAddr = 0x1F4-7 Receive Minimum Frame Size Violations Addr = 0x1F8-B Receive Maximum Frame Size ViolationsHDMP-3001 LLLLLLLLL-NNN Yyww R.R Ccccc Lllllllll Wafer LOT NumberBottom View of Package Package Dimensions Symbol Min Nom Max Comment Micron CMOS, 1.8V core and 3.3V I/Os Symbol Parameter Units Typ MaxTechnology ESDPower Dissipation DC CharacteristicsAC Electrical Characteristics IL/IIHPrxdmtxd Prxdvmtxen Prxermtxer ↑ Prxclkmtxclk Ptxdmrxd Ptxdvmrxen Ptxermrxer ↑ PtxclkmrxclkPtxdmrxd Ptxdvmrxen Ptxermtxer ↑ Ptxclkmrxclk Timing Diagrams Microprocessor Bus Timing Write CycleMicroprocessor Bus Timing Read Cycle Microprocessor Read Cycle TimingParameter Description Min ns Max ns Line Interface Receive and Transmit TimingLabel Parameter Min Max Units TOH Interface E1/E2/F1 Transmit Timing Label Parameter Min Typ Max UnitsTOH Interface E1/E2/F1 Receive Timing DCC Interface Transmit TimingDCC Interface Receive Timing Jtag Interface TimingReset specification MII TimingMII signal clocking Mode Direction Pin name In/Out Mdio Port TimingEeprom Port Timing Eeprom Interface Timing Parameters MIN MAX UnitsFrame Declaration 119 120 121 122 Receive Data Link Clock and Data Alignment Applicable Documents