ADDR = 0x19C-F: TX FIFO Underrun Error

 

ADDR

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Bit name

0x19C

TX_FIFO_UR_ERR [7:0]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0x19D

TX_FIFO_UR_ERR [15:8]

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0x19E

Fixed 0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0x19F

Fixed 0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R/W

 

RO

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Value

 

0

 

 

 

 

 

 

 

after

 

 

 

 

 

 

 

 

 

reset

 

 

 

 

 

 

 

 

 

TX_FIFO_UR_ERR is the TX_FIFO Underrun Error counter. It is non-resetable except that a hard or soft reset will clear it. After reaching its max value the counter starts over from zero again.

This counter is incremented each time there is a FIFO underrun and hence a frame is discarded.

ADDR = 0x1A0: Ethernet Transmit Interrupt Event

 

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Bit name

Reserved

Reserved

Reserved

Reserved

NEW_TX_

NEW_TX_

NEW_TX_

NEW_TX_

 

 

 

 

 

FIFO_UR_

FIFO_OF_

ER_ERR

MII_ALIGN

 

 

 

 

 

ERR

ERR

 

_ERR

 

 

 

 

 

 

 

 

 

R/W

R/W

R/W

R/W

R/W

 

 

 

 

 

W1C

W1C

W1C

W1C

 

 

 

 

 

 

 

 

 

Value

0

0

0

0

0

0

0

0

after

 

 

 

 

 

 

 

 

reset

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Bits 7-4:

Reserved

 

 

 

 

 

 

 

Bit 3:

NEW_TX_FIFO_UR_ERR is set whenever a new TX FIFO Underrun Error occurs and is cleared

 

when a 1 is written to this bit. For more information, refer to the register definition of TX FIFO

 

Underrun Error counter.

 

 

 

 

 

Bit 2: NEW_TX_FIFO_OF_ERR is set whenever a new TX FIFO Overflow Error occurs and cleared when a 1 is written to this bit. For more information, refer to the register definition of TX FIFO Overflow Error counter.

Bit 1: NEW_TX_ER_ERR is set whenever a new TX_ER Error occurs and cleared when a 1 is written to this bit. For more information, refer to the register definition of TX_ER Error counter.

Bit 0: NEW_TX_MII_ALIGN_ERR when a 1 is written to this bit. Alignment Error counter.

is set whenever a new TX MII Alignment Error occurs and cleared For more information, refer to the register definition of TX MII

86

Page 86
Image 86
Agilent Technologies HDMP-3001 manual Newtx Fifour Fifoof Ererr Miialign ERR

HDMP-3001 specifications

Agilent Technologies, a prominent name in electronics and measurement technology, offers a wide range of products that cater to various industries. Among its notable offerings is the HDMP-3001, a high-speed, serial data transceiver designed to facilitate robust communications in electronic systems. The HDMP-3001 stands out with its ability to handle high bandwidths, making it particularly suited for applications requiring rapid data transfer, such as telecommunications, computer networking, and high-performance computing.

One of the main features of the HDMP-3001 is its advanced signaling technology. By employing differential signaling, the transceiver minimizes electromagnetic interference and enhances signal integrity. This is crucial in environments with multiple electronic devices operating simultaneously, as it ensures data is transmitted clearly and without degradation.

The HDMP-3001 operates at a maximum data rate of 1 Gbps, allowing for efficient data transfer over short distances. This capability is coupled with a flexible architecture that enables users to configure the transceiver for various applications. The device supports both point-to-point and point-to-multipoint configurations, giving engineers the versatility they need in designing communication links.

Moreover, the HDMP-3001 features on-chip clock recovery functionality, which simplifies system design by reducing the number of external components needed. This built-in feature allows the transceiver to maintain synchronization even as data rates increase, further enhancing performance.

The low power consumption characteristic of the HDMP-3001 is another notable advantage. This makes it an attractive choice for battery-operated devices and systems where power efficiency is critical. The transceiver’s design ensures optimal performance while minimizing heat generation and power draw, enabling longer operational lifetimes.

In terms of physical characteristics, the HDMP-3001 comes in a compact, surface-mount package, allowing for easier integration into various circuit board designs. The small form factor, combined with its innovative technology, makes it a popular choice among engineers seeking to improve data transmission reliability without compromising on space or power constraints.

Overall, Agilent Technologies' HDMP-3001 is a formidable solution for high-speed serial data transmission, characterized by its robust performance, low power consumption, and versatile configuration options. With these features, it continues to be an essential component in the evolving landscape of electronic communications.