5. Register Definitions

The HDMP-3001 contains two reg- ister maps. One is the MII Management (MDIO) register map, which can only be accessed through the MDIO port. The other register map is the chip register map which can be accessed through the MDIO, microproces- sor and EEPROM ports.

5.1MII Management Register Map

The MII Management register map, Table 21, is only accessible through the MII Management port. It is defined in the IEEE 802.3 specification, and is used to re- port the capabilities and identification of the HDMP-3001 when used as a PHY. The registers on address 16 and 17 provide a

path to the complete chip memory map through indirect addressing. To write a chip register, first write the chip register address to regis- ter 16 and then write the value to register 17. To read a chip regis- ter, first write the chip register address to register 16 and then read the value of register 17.

Table 18. MII Management Register Map

Address

Bit

Type

Bit Name

Default value

Description

 

 

 

 

 

 

0

15

R/W

Reset

0

Reset PHY. This bit clears automatically

 

 

 

 

 

when reset is complete.

 

 

 

 

 

 

 

14

R/W

Loopback

0

Loopback on/off. Default off.

 

 

 

 

 

 

 

13

R

Speed Selection LSB

Fixed 1

Indicates 100 Mb/s operation

 

 

 

 

 

 

 

12

R

Auto-Negotiation Enable

Fixed 0

Cannot auto-negotiate, only supports

 

 

 

 

 

100 Mb/s full-duplex.

 

 

 

 

 

 

 

11

R

Power Down

Fixed 0

Not supported.

 

 

 

 

 

 

 

10

R/W

Isolate

1

High impedance state is set on TX_CLK,

 

 

 

 

 

RX_CLK, RX_DV, RX_ER and RXD.

 

 

 

 

 

Inputs TXD, TX_EN and TX_ER are

 

 

 

 

 

ignored. This bit must be cleared for the

 

 

 

 

 

MII interface to become active.

 

 

 

 

 

 

 

9

R

Restart Auto-Negotiation

Fixed 0

Not supported.

 

 

 

 

 

 

 

8

R

Duplex Mode

Fixed 1

Only full duplex supported.

 

 

 

 

 

 

 

7

R

Collision Test

Fixed 0

Not supported.

 

 

 

 

 

 

 

6

R

Speed selection MSB

Fixed 0

Indicates 100 Mb/s operation

 

 

 

 

 

 

 

5-0

R

Reserved

Fixed 0

 

 

 

 

 

 

 

1

15

R

100BASE-T4

Fixed 0

 

 

 

 

 

 

 

 

14

R

100BASE-X Full Duplex

Fixed 1

Supports only 100BASE-X full duplex.

 

 

 

 

 

 

 

13

R

100BASE-X Half Duplex

Fixed 0

 

 

 

 

 

 

 

 

12

R

10 Mb/s Full Duplex

Fixed 0

 

 

 

 

 

 

 

 

11

R

10 Mb/s Half Duplex

Fixed 0

 

 

 

 

 

 

 

 

10

R

100BASE-T2 Full Duplex

Fixed 0

 

 

 

 

 

 

 

 

9

R

100BASE-T2 Half Duplex

Fixed 0

 

 

 

 

 

 

 

(continues)

42

Page 42
Image 42
Agilent Technologies HDMP-3001 manual Register Definitions, MII Management Register Map

HDMP-3001 specifications

Agilent Technologies, a prominent name in electronics and measurement technology, offers a wide range of products that cater to various industries. Among its notable offerings is the HDMP-3001, a high-speed, serial data transceiver designed to facilitate robust communications in electronic systems. The HDMP-3001 stands out with its ability to handle high bandwidths, making it particularly suited for applications requiring rapid data transfer, such as telecommunications, computer networking, and high-performance computing.

One of the main features of the HDMP-3001 is its advanced signaling technology. By employing differential signaling, the transceiver minimizes electromagnetic interference and enhances signal integrity. This is crucial in environments with multiple electronic devices operating simultaneously, as it ensures data is transmitted clearly and without degradation.

The HDMP-3001 operates at a maximum data rate of 1 Gbps, allowing for efficient data transfer over short distances. This capability is coupled with a flexible architecture that enables users to configure the transceiver for various applications. The device supports both point-to-point and point-to-multipoint configurations, giving engineers the versatility they need in designing communication links.

Moreover, the HDMP-3001 features on-chip clock recovery functionality, which simplifies system design by reducing the number of external components needed. This built-in feature allows the transceiver to maintain synchronization even as data rates increase, further enhancing performance.

The low power consumption characteristic of the HDMP-3001 is another notable advantage. This makes it an attractive choice for battery-operated devices and systems where power efficiency is critical. The transceiver’s design ensures optimal performance while minimizing heat generation and power draw, enabling longer operational lifetimes.

In terms of physical characteristics, the HDMP-3001 comes in a compact, surface-mount package, allowing for easier integration into various circuit board designs. The small form factor, combined with its innovative technology, makes it a popular choice among engineers seeking to improve data transmission reliability without compromising on space or power constraints.

Overall, Agilent Technologies' HDMP-3001 is a formidable solution for high-speed serial data transmission, characterized by its robust performance, low power consumption, and versatile configuration options. With these features, it continues to be an essential component in the evolving landscape of electronic communications.