![](/images/new-backgrounds/1201366/201366219x1.webp)
8. Timing Diagrams
8.1 Microprocessor Bus Timing - Write Cycle
INPUTS
OUTPUTS
BIDIR
| t2 |
| t6 |
A[8:0] | VALID |
CSB |
|
WRB |
|
RDB |
|
D[7:0] (IN) | VALID |
|
Hi - Z
D[7:0] (OUT)
Hi - Z |
|
|
|
|
|
|
| Hi - Z | ||||||||
RDYB* |
|
|
|
|
|
|
|
| ||||||||
GPIO[15:0] |
|
|
|
|
|
|
| NEW VALUE | ||||||||
|
|
|
|
|
| t3 |
|
|
| t4 |
|
|
|
| ||
|
| t1 |
|
| t5 | |||||||||||
|
|
|
|
|
|
|
|
| ||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
Figure 29. Microprocessor Write Cycle Timing.
*RDYB is
110