Agilent Technologies HDMP-3001 manual Laps Mode, Performance Monitoring

Models: HDMP-3001

1 124
Download 124 pages 6.83 Kb
Page 19
Image 19

3.4.2 LAPS Mode

In LAPS mode the FCS is calcu- lated LSB first and the FCS sum is transmitted in reversed bit order within each byte. See Figure 6 and Figure 7.

3.5 Performance Monitoring

For performance monitoring pur- poses, the HDMP-3001 contains a number of delta bits, event bits and error counters.

Delta bits are set by the HDMP- 3001 when a monitored parameter changes state. The delta bit then stays high until the controller

clears the bit. If a clear occurs si- multaneously with a parameter state change, the delta bit remains set. Delta bits are indicated by a _D suffix.

When LATCH_CNT in register 0x001 is written from a 0 to a 1, it produces a pulse on an internal signal, LATCH_EVENT.

All the internal performance monitoring counter blocks are comprised of a running error counter and a holding register that presents stable results to the controller. The counts in all of the

running counters are latched into the hold registers and the running counters are cleared when a pulse occurs on LATCH_EVENT.

To prevent missing a count that occurs when latching occurs, a counter is set to one, rather than zero, if the clear signal is simulta- neous with an increment. After being latched, the results are held to be read by the microprocessor. The running counters will stop at their maximum value rather than roll over to zero.

PINS

TX_DATA[7]

TX_DATA[6]

TX_DATA[5]

TX_DATA[4]

TX_DATA[3]

TX_DATA[2]

TX_DATA[1]

TX_DATA[0]

7

6

5

4

3

2

1

0

X

 

F

L

7

 

S

 

7 6 5 4 3 2 1 0

 

 

 

[7]

[0]

C

R

 

 

 

 

 

 

 

F = FIRST

L = LAST

X 4 3

S C R

C R C

G

E

N

FL

7 6 5 4 3 2 1 0

FL

0 1 2 3 4 5 6 7

L

A P S

7

6

5

4

3

2

1

0

M

I

I

I

/

F

F

0

1

2

3

LSN

L PINS

4TXD0

5TXD1

6TXD2

7TXD3

MSN

Figure 6. LAPS Payload Bit Order

PINS

TX_DATA[7]

TX_DATA[6]

TX_DATA[5]

TX_DATA[4]

TX_DATA[3]

TX_DATA[2]

TX_DATA[1]

TX_DATA[0]

7

6

5

4

3

2

1

0

X 7

S C R

FL

7 6 5 4 3 2 1 0

[7][0]

X 4 3

S C R

F

7 6 5 4 3 2 1 0

X24X31

7 6 5 4 3 2 1 0

X16X23

7 6 5 4 3 2 1 0

X8X15

L

7 6 5 4 3 2 1 0

X0X7

C R C

G

E

N

Figure 7. LAPS FCS Bit Order

19

Page 19
Image 19
Agilent Technologies HDMP-3001 manual Laps Mode, Performance Monitoring

HDMP-3001 specifications

Agilent Technologies, a prominent name in electronics and measurement technology, offers a wide range of products that cater to various industries. Among its notable offerings is the HDMP-3001, a high-speed, serial data transceiver designed to facilitate robust communications in electronic systems. The HDMP-3001 stands out with its ability to handle high bandwidths, making it particularly suited for applications requiring rapid data transfer, such as telecommunications, computer networking, and high-performance computing.

One of the main features of the HDMP-3001 is its advanced signaling technology. By employing differential signaling, the transceiver minimizes electromagnetic interference and enhances signal integrity. This is crucial in environments with multiple electronic devices operating simultaneously, as it ensures data is transmitted clearly and without degradation.

The HDMP-3001 operates at a maximum data rate of 1 Gbps, allowing for efficient data transfer over short distances. This capability is coupled with a flexible architecture that enables users to configure the transceiver for various applications. The device supports both point-to-point and point-to-multipoint configurations, giving engineers the versatility they need in designing communication links.

Moreover, the HDMP-3001 features on-chip clock recovery functionality, which simplifies system design by reducing the number of external components needed. This built-in feature allows the transceiver to maintain synchronization even as data rates increase, further enhancing performance.

The low power consumption characteristic of the HDMP-3001 is another notable advantage. This makes it an attractive choice for battery-operated devices and systems where power efficiency is critical. The transceiver’s design ensures optimal performance while minimizing heat generation and power draw, enabling longer operational lifetimes.

In terms of physical characteristics, the HDMP-3001 comes in a compact, surface-mount package, allowing for easier integration into various circuit board designs. The small form factor, combined with its innovative technology, makes it a popular choice among engineers seeking to improve data transmission reliability without compromising on space or power constraints.

Overall, Agilent Technologies' HDMP-3001 is a formidable solution for high-speed serial data transmission, characterized by its robust performance, low power consumption, and versatile configuration options. With these features, it continues to be an essential component in the evolving landscape of electronic communications.