![](/images/new-backgrounds/1117254/11725437x1.webp)
ADSP-2181/ADSP-2183
ADSP-2183
CAPACITIVE LOADING
Figures 17 and 18 show the capacitive loading characteristics of the ADSP-2183.
| 30 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| T = +85°C |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
| VDD = 3.0V |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
– ns | 25 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
– 2.4V) | 20 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
(0.4VTIME | 15 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
RISE | 10 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
| 5 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
| 0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 25 | 50 | 75 | 100 | 125 | 150 | 175 | 200 | |||||||||
| 0 |
CL – pF
Figure 17. Typical Output Rise Time vs. Load Capacitance, CL (at Maximum Ambient Operating Temperature)
18 |
16 |
14 |
from which
tDIS = tMEASURED – tDECAY
is calculated. If multiple pins (such as the data bus) are dis- abled, the measurement value is that of the last pin to stop driving.
3.0V
INPUT1.5V 0.0V
2.0V
OUTPUT1.5V 0.3V
Figure 19. Voltage Reference Levels for AC Measure- ments (Except Output Enable/Disable)
Output Enable Time
Output pins are considered to be enabled when that have made a transition from a
DELAY |
| 12 |
ns | 10 | |
| ||
VALID OUTPUT | OR HOLD – | 8 |
6 | ||
4 | ||
2 |
NOMINAL
REFERENCE
SIGNAL
tMEASURED
VOH tDIS
(MEASURED)
VOH (MEASURED) – 0.5V
OUTPUT
VOL (MEASURED) +0.5V
VOL |
|
|
| tDECAY |
(MEASURED) |
| |||
|
|
OUTPUT STOPS
DRIVING
tENA
VOH
(MEASURED)
2.0V
1.0V
VOL
(MEASURED)
OUTPUT STARTS
DRIVING
0 | 25 | 50 | 75 | 100 | 125 | 150 | 175 | 200 |
|
|
|
| CL – pF |
|
|
|
|
Figure 18. Typical Output Valid Delay or Hold vs. Load Capacitance, CL (at Maximum Ambient Operating Temperature)
TEST CONDITIONS
Output Disable Time
Output pins are considered to be disabled when they have stopped driving and started a transition from the measured out- put high or low voltage to a high impedance state. The output
disable time (tDIS) is the difference of tMEASURED and tDECAY, as shown in the Output Enable/Disable diagram. The time is the
interval from when a reference signal reaches a high or low volt- age level to when the output voltages have changed by 0.5 V from the measured output high or low voltage. The decay time,
tDECAY, is dependent on the capacitive load, CL, and the current load, iL, on the output pin. It can be approximated by the fol-
lowing equation:
tDECAY = CL •i0.5V L
Figure 20. Output Enable/Disable
IOL
TO
OUTPUT +1.5V PIN
50pF
IOH
Figure 21. Equivalent Device Loading for AC Measure- ments (Including All Fixtures)
REV. 0 |