Document History, REV ECN no | Cypress CY7C68034, CY7C68033 specs

CY7C68033/CY7C68034

Document History Page

Document Title: CY7C68033/CY7C68034 EZ-USB NX2LP-Flex™ Flexible USB NAND Flash Controller

Document #: 001-04247 Rev. *D

	REV.	ECN NO.	Issue Date	Orig. of	Description of Change
	REV.	ECN NO.	Issue Date	Change	Description of Change
				Change

	**	388499	See ECN	GIR	Preliminary draft

	*A	394699	See ECN	XUT	Minor Change: Upload data sheet to external website. Publicly announcing the
					parts. No physical changes to document were made
	*B	400518	See ECN	GIR	Took ‘Preliminary’ off the top of all pages. Corrected the first bulleted item.
					Corrected Figure 3-2 caption. Added new logo
	*C	433952	See ECN	RGL	Added I2C functionality
	*D	498295	See ECN	KKU	Updated Data sheet format
					Changed In/Output reference from I/O to IO
					Changed set-up to setup
					Changed IFCLK and CLKOUT pins to GPIO8 and GPIO9. Removed external
					IFCLK

Document #: 001-04247 Rev. *D

Page 33 of 33

[+] Feedback

Image 33

Cypress CY7C68034, CY7C68033 manual Document History, REV ECN no, Issue Date Orig. Description of Change

Contents

Block Diagram CY7C68033/CY7C68034 Silicon FeaturesCY7C68034 Only Silicon Features CY7C68033 Only Silicon Features Default Nand Firmware Features OverviewApplications Functional Overview USB Signaling SpeedClock Frequency Special Function Registers PSW ACC Exif INT2CLR IOE SBUF1 IOA IOB IOC IODMpage INT4CLR OEA OEB DPL1 OEC DPH1 OED DPS OEE Bus-powered Applications Default Silicon ID Values Default VID/PID/DIDDefault Silicon ID Values ReNumeration USB Interrupt Table for INT2 INT2 USB InterruptsPriority INT2VEC Value Source FIFO/GPIF Interrupt INT4 Reset Pin Reset and Wakeup Reset Timing Values Condition Program/Data RAMRegister Addresses Endpoint RAM Default Full-Speed Alternate Settings2 Default High-Speed Alternate Settings2 External Fifo InterfaceGpif Autopointer Access ECC Generation5I2C Controller Pin Assignments Feature programmable polarity CY7C68033/CY7C68034 Pin Default Description Name NX2LP-Flex Pin Descriptions 56 QFN Default PinNand Type Port a Port D Port B Ground Power and Ground NX2LP-Flex Register Summary Register Summary Register can only be reset, it cannot be set Nakirq EP0CS E6CD Flowstbperiod SEL Operating Conditions Absolute Maximum Ratings DC Characteristics AC Electrical CharacteristicsUSB Transceiver Slave Fifo Asynchronous Write Slave Fifo Asynchronous Read Slave Fifo Output Enable Slave Fifo Asynchronous Packet End StrobeSlave Fifo Address to Flags/Data RD/WR/PKTEND to FIFOADR10 Hold Time Sequence Diagram FIFOADR10 to SLRD/SLWR/PKTEND Setup TimeSequence Diagram of a Single and Burst Asynchronous Read Slave Fifo Asynchronous Address Slave Fifo Asynchronous Write Sequence and Timing Diagram13 Sequence Diagram of a Single and Burst Asynchronous Write Ordering Information Package Diagram Quad Flat Package No Leads QFN Package Design Notes PCB Layout Recommendations16 Plot of the Solder Mask White Area Issue Date Orig. Description of Change Document HistoryREV ECN no