5K320 SATA OEM Specification
14.43Write Buffer (E8h)
Command Block Output Registers |
|
|
|
|
|
| Command Block Input Registers |
|
|
|
|
|
|
| |||
Register | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Register | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Data | - | - | - | - | - | - | - | - | Data | - | - | - | - | - | - | - | - |
Feature | - | - | - | - | - | - | - | - | Error |
|
| ...See Below... |
|
| |||
Sector Count | - | - | - | - | - | - | - | - | Sector Count | - | - | - | - | - | - | - | - |
LBA Low | - | - | - | - | - | - | - | - | LBA Low | - | - | - | - | - | - | - | - |
LBA Mid | - | - | - | - | - | - | - | - | LBA Mid | - | - | - | - | - | - | - | - |
LBA High | - | - | - | - | - | - | - | - | LBA High | - | - | - | - | - | - | - | - |
Device | - | - | - | - | - | - | - | - | Device | - | - | - | - | - | - | - | - |
Command | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | Status |
|
| ...See Below... |
|
| |||
Error Register
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
CRC | UNC | 0 | IDN | 0 | ABT | T0N | AM |
|
|
|
|
|
|
| N |
0 | 0 | 0 | 0 | 0 | V | 0 | 0 |
Table 127 Write Buffer Command (E8h)
Status Register
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
BSY | RDY | DF | DSC | DRQ | COR | IDX | ERR |
0 | V | 0 | - | - | 0 | 0 | V |
The Write Buffer command transfers a sector of data from the host to the sector buffer of the device. The sectors of data are transferred through the Data Register 16 bits at a time. The Read Buffer and Write Buffer commands are synchronized such that sequential Write Buffer and Read Buffer commands access the same 512 byte within the buffer.
162
