Manuals
/
Intel
/
Computer Equipment
/
Network Card
Intel
82555
manual
Networking Silicon Datasheet
Models:
82555
1
42
58
58
Download
58 pages
31.99 Kb
39
40
41
42
43
44
45
46
Specification
DC Characteristics
NRZ to MLT-3 Encoding Diagram
Networking Silicon Datasheet
Clock Signal Example
Transmit Error From RIC
Reset
Clock Pins
Bit Setting Technology
Power and Ground Pins
Page 42
Image 42
82555 — Networking Silicon
38
Datasheet
Page 41
Page 43
Page 42
Image 42
Page 41
Page 43
Contents
Product Features
82555 10/100 Mbps LAN Physical Layer Interface
Networking Silicon
Revision Description
Contents
Repeater Mode
Introduction
Functional Overview
Compliance to Industry Standards
Networking Silicon
100 Mbps Mode
Architectural Overview
10 Mbps Mode
MII TX Interface
Media Independent Interface MII
Transmit Error From RIC
Repeater mode only
Yes
Pin Definitions
Pin Numbers and Labels
Media Independent Interface MII Pins
Clock Pins
Twisted Pair Ethernet TPE Pins
Pin Types
Media Access Control/Repeater Interface Control Pins
LED Pins
External Bias Pins
Miscellaneous Control Pins
Power and Ground Pins
VCC
VSS
100BASE-TX Transmit Clock Generation
100BASE-TX Adapter Mode Operation
Symbol 5B Symbol Code 4B Nibble Code
100BASE-TX Transmit Blocks
2 100BASE-TX Scrambler and MLT-3 Encoder
Invalid
NRZ to MLT-3 Encoding Diagram
3 100BASE-TX Transmit Framing
100BASE-TX Receive Blocks
Transmit Driver
Vendor Model/Type
100BASE-TX Collision Detection
Link Integrity
100BASE-TX Link Integrity and Auto-Negotiation Solution
Combination Tx/T4 Auto-Negotiation Solution
Auto-Negotiation
Adapter Mode Addresses
Auto 10/100 Mbps Speed Selection
Networking Silicon Datasheet
10BASE-T Transmit Blocks
10BASE-T Functionality in Adapter Mode
10BASE-T Transmit Clock Generation
10BASE-T Receive Blocks
10BASE-T Link Integrity
3 10BASE-T Error Detection and Reporting
10BASE-T Collision Detection
10BASE-T Jabber Control Function
10BASE-T Full Duplex
Networking Silicon Datasheet
Repeater Mode
Special Repeater Features
Connectivity
Clock Signal Example
Management Data Interface
MDI Frame Structure
MDI Registers 0
Bits Name Description Default
MDI Registers
Transition
Register 1 Status Register Bit Definitions
10BASE-T
Register 2 82555 Identifier Register Bit Definitions
MDI Registers 8
MDI Registers 16
Register 17 82555 Special Control Bit Definitions
100BASE-TX
150
Register 22 Receive Symbol Error Counter Bit Definitions
Actled Liled
Description
Bit Setting Technology
Auto-Negotiation Functionality
Priority Technology
Parallel Detect and Auto-Negotiation
Priority
Auto-Negotiation and Parallel Detect
Networking Silicon Datasheet
LED Descriptions
Networking Silicon Datasheet
Loopback
Reset and Miscellaneous Test Modes
Reset
Scrambler Bypass
Test Instruction Coding
Number Code Test Instruction Select Input to Tout
Absolute Maximum Ratings
Electrical Specifications and Timing Parameters
DC Characteristics
General Operating Conditions
11.3.3 100BASE-TX Voltage/Current DC Characteristics
Total supply current 230 Leakage on analog pins
AC Characteristics
MII Clock Specifications
Symbol Parameter Conditions Min Typ Max Units
MII Timing Parameters
MII Clocks AC Timing
Repeater Mode Timing Parameters
RXC tri-stated a
Transmit Packet Timing Parameters
Squelch Test Timing Parameters
Jabber Timing Parameters
Receive Packet Timing Parameters
11.4.8 10BASE-T Normal Link Pulse NLP Timing Parameters
Auto-Negotiation Fast Link Pulse FLP Timing Parameters
Reset Timing Parameters
11.4.11 X1 Clock Specifications
11.4.12 100BASE-TX Transmitter AC Specification
X1 Clock Specifications
Symbol Description Min Norm Max
12.0 82555 Package Information
10.0
Top
Page
Image
Contents