MOV R2,R1 Invalid | Texas Instruments MSC1210 specs

Register Assignment (MOV)

As already mentioned, the MOV instruction is one of the most common and vital instructions that an 8052 assembly language programmer uses. The pro- spective assembly language programmer must fully master the MOV instruc- tion. This may seem simple, but it requires knowing all of the permutations of the MOV instruction and knowing when to use them. This knowledge comes with time and experience, and by reviewing Appendix A, 8052 Instruction Set Overview.

It is important that all types of MOV instructions be understood so that the pro- grammer knows what types of MOV instructions are available, as well as what kinds of MOV instructions are not available.

Careful inspection of the MOV commands in the instruction set reference will reveal that there is no MOV from R register to R register instruction. That is to say, the following instruction is invalid:

MOV R2,R1 ;INVALID!!

This is a logical type of operation for a programmer to implement, but the in- struction is invalid. Instead, it must be programmed as:

MOV A,R1 ;Move R1 to accumulator

MOV R2,A ;Move accumulator to R2

Another combination that is not supported is MOV indirectly from Internal RAM to another Indirect RAM address. Again, the following instruction is invalid:

MOV @R0,@R1 ;INVALID!!

This is not a valid MOV combination. Instead, it could be programmed as:

MOV A,@R1 ;Move contents of IRAM pointed to by R1 to accumulator

MOV @R0,A ;Move accumulator to Internal RAM address pointed to by R0

Also note that only R0 and R1 can be used for Indirect Addressing.

Note:

When you need to execute a type of MOV instruction that does not exist, it is generally helpful to use the accumulator. If a given MOV instruction does not exist, it can usually be accomplished by using two MOV instructions that both use the accumulator as a transfer or temporary register

8052 Assembly Language	16-9

Image 203

Texas Instruments MSC1210 manual MOV R2,R1 Invalid

Contents

User’s Guide Important Notice Basic Registers Introduction to the MSC1210MSC1210 Memory Organization Serial Communication Addressing ModesSystem Timing Analog-to-Digital Converter Pulse Width Modulator/Tone Generator Additional MSC1210 Hardware Serial Peripheral Interface SPI Additional Resource Instruction-Set Quick-Reference Guide Additional Features in the MSC1210 Compared toClock Timing Diagram Boot ROM Routines SPI/PWM/Flash Write Timing System Timing Interrupt Control 16−1 Pin Descriptions of the MSC1210 14−2 Chapter MSC1210 Description −1. MSC1210 Block Diagram MSC1210 Pin-Out −2. Pin Configuration of the MSC1210 Pin # Name Description −1. Pin Descriptions of the MSC1210 Pin # Name Description −1 Pin Descriptions of the MSC1210 AD7 1 I/O Ports P0, P1, P2, and P3 Port Port Oscillator Inputs XTAL1 and XTAL2 Program Store Enable Psen Reset Line RSTAddress Latch Enable ALE External Access EA −3. MSC1210 Timing Compared to Standard 8051 Timing Enhanced 8051 Core High Performance Analog Functions Family Device CompatibilityFlash Memory High-Performance Peripherals Description Program Memory Data Memory Internal RAM Program Memory Description MSC1210Y2 MSC1210Y3 MSC1210Y4 MSC1210Y5 −1. Program and Data Memory Size On-Chip Extended Static RAM Sram Data Memory−2. Program and Data Memory Addresses External Data Memory On-Chip Flash Data Memory −2. MSC1210 Memory Map Register Bank Internal RAM Register Banks Stack Bit Memory Or execute Special Function Register SFR Memory Defines the MSC1210 SFRs SCON0 −1. SFR Names and Addresses Referencing Bits of SFRs Referencing SFRs SFR Types Bit−Addressable SFRs SFR Definitions SFR Definitions SFR Definitions SFR Definitions Can be generated automatically by the MSC1210 P0DDRL/P0DDRH Port 0 Data Direction Low/High Byte, Addresses GCL/GCM/GCH Gain Low/Middle/High Byte, Addresses D4H/D5H/D6H SFR Definitions SFR Definitions SFR Definitions Describes the basic register functions of the MSC1210 ADC Registers Accumulator Program Counter PC Register Stack Pointer SP Data Pointer DPTR0/DPTR1 Describes the various addressing modes of the MSC1210 −1. MSC1210 Addressing Modes Mode ExampleImmediate Addressing Direct Addressing Indirect Addressing Movx A,@DPTR Movx @DPTR,A External Direct Addressing Code Indirect Adressing External Indirect Addressing Describes the program flow of the MSC1210 ADC Direct Jumps Conditional Branching Consider the example Interrupts Direct CallsReturns From Routines Description System Timers Startup Timing −1. Standard 8051 Timing System Timing System Timers −2. MSC1210 Timing Chain and Clock Control Milliseconds Timer Microseconds Timer −4. System Timing Interrupt Control One Hundred Millisecond Clock Startup Timing Normal-Mode Power-On Reset TimingFlash Programming Mode Power-On Reset Timing Psen Symbol Parameter Min Max Unit Describes the timers of the MSC1210 ADC How Long Does a Timer Take to Count? How Does a Timer Count?Using Timers to Measure Time Movx Duration SYS CLKs At 12MHz RD or WR StrobeWidth Width ∝s SFR Name Description SFR Address Bit Addressable? Timer SFRs−1. Timer Conrol SFRs Mode Tmod SFR TxM1 TxM0 Timer Description of Timer Mode −2. Timer Modes and Usage Cycle −3. Example of 8-Bit Auto-ReloadInstruction −4. Tcon 88 H SFR Bit Name Bit Address Explanation of Function TimerTcon SFR Reading the Timer Initializing a Timer Detecting Timer Overflow Timing the Length of Events Using Timers as Event Counters 1 T2CON SFR Using Timer Timer 2 in Auto-Reload Mode Timer 2 in Capture Mode Timer 2 as a Baud Rate Generator Describes serial communication using the MSC1210 ADC Description Function Length Period Setting the Serial Port Mode Mode −1. SM0 and SM1 Function Definitions High four bits bits 4 through 7 are configuration bits Serial Mode 0 Synchronous Half-Duplex Serial Mode 1 Asynchronous Full-Duplex −2. Serial Port Mode 0 Receive Timing-High Speed Operation −3. Serial Port Mode 1 Transmit Timing BaudRate + 12 @ 256 * TH1 −2. Common Baud Rates Using TimerBaudRate + 32 @ Timer1Overflow BaudRate + Timer2Overflow Baud Rate RCAP2HRCAP2L @ 11.0592MHz f OSC −3. Common Baud Rates Using TimerSerial Mode 2 Asynchronous Full-Duplex Rcap 2H Rcap 2L + BaudRate + 2SMOD @ fOSC −6. Serial Port 0 Mode 2 Receive Timing −7. Serial Port 0 Mode 3 Transmit Timing Serial Mode 3 Asynchronous Full-Duplex Setting the Serial Port Mode Baud Rate Setting the Serial Port Baud Rate−4. Mode 0 Commonly Used Baud Rates TH1 = 256 − Crystal / 192 / Baud Desired Baud −5. Baud Rate Settings for Timer Baud Rate 33MHz clk 25MHz clk 11.0592MHz clk Kb/s −6. Baud Rate Settings for TimerWriting to the Serial Port Reading the Serial Port Describes the interrupts of the MSC1210 ADC JNB TF0,SKIPTOGGLE −1.Interrupt Sources Interrupt/Event Addr Priority Flag Enable Priority ControlEvents That Can Trigger Interrupts 10-4 −4.EIE E8 H SFR Enabling Interrupts−2.IE A8 H SFR −3.EICON D8 H SFR Polling Sequence −6.EIP F8 H SFR Interrupt Priorities−5.IP B8 H SFR Exiting Interrupts Interrupt Triggering External Interrupts Types of InterruptsSerial Interrupts Bit Name Explanation of Function −7.EXIF 91 H SFR Auxiliary Interrupts Timer InterruptsWatchdog Interrupt Aux Interrupt Type Method to Clear Interrupt −8.Clearing Auxiliary Interrupts−9.AIE A6 H SFR Bit Name Explanation of Function Clear Interrupt −10. Aistat A7 H SFR−11. PAI A5 H SFR PAIx Bits Explanation of Interrupt/Event −12. PPI Bits of PAI SFR −13. EWU C6 H SFR Waking Up from Idle Mode Push PSW Register Protection Push R0 Error − Invalid instruction Common Problems with Interrupts PWM Generator 11-5 Description 11-2Tone Generator 11-3 −1. Block Diagram ToneFrequency +1 Tone Generator Tone Generator Waveforms −3. Timing Diagram of Tone Generator in Staircase Mode Condition Duty Cycle PWM Generator−1. PWM Polarity Conditions Duty Cycle = PWM Period +1 − PWM Duty/PWM Period +1 −5. Timing Diagram of a PWM Waveform This can be expressed in code as −3. Statement Explanations −2. Configuring the PWM for Tone GenerationStmt ‘C’ Source Code Assembly Source Code Example of PWM Tone Generation Example of PWM Tone Generation Idling Explanation −4. Configuring the PWM for Tone Generation with PWM Idling−5. Statement Explanations −6. PWM Timing Example of Updating PWM 11-12 12-10 PGA DAC −1. MSC1210 Architecture Input Multiplexer −2. Input Multiplexer Configuration Negative Input Positive Input Temperature Sensor 12-6 MSB Burnout Current Sources ACLKFrequency Input BufferAnalog Input @ 10 Programmable Gain Amplifier PGA −1.PGA Settings Modulator Offset DAC Calibration −2.Calibration Mode Control BitsCalibration Mode −4. Filter Step Responses Digital Filter −5. Filter Frequency Responses Samples to Discard Filter Multiplexing Channels−3.Filter Settling −4.Output Data Rate and Channel Rate −5.Output Data Rate and Channel Rate 10x faster Voltage Reference Source Summation/Shifter Register Shift Summation Count Summation Count ADC Summation Mode Manual Summation Mode ADC Summation with Shift Divide Mode Manual Shift Divide Mode Interrupt-Driven ADC Sampling Analog-to-Digital Converter 12-21 Syncronizing Multiple MSC1210 Devices Analog-to-Digital Converter 12-23 ADC Result + R REF @ I OUT Ratiometric MeasurementsADC Result + V REF PT100 Differential Vref 12-26 Description 13-2 Clock Phase and Polarity Controls 13-4SPI Signals 13-5 SPI System Errors 13-6 Functional Description −1. SPI block diagram −2. SPI Clock/Data Timing Clock Phase and Polarity Controls Serial Clock SPI SignalsMaster In Slave Out Master Out Slave SPI System Errors Data Transfers −3. SPI Reset State 13-8 −4. SPI Fifo Operation Fifo Operation Code Examples SPI Master Transfer in Fifo Mode using Interrupts 13-12 Low-Voltage Detect 14-2 Watchdog Timer 14-4Description 14-2 Low-Voltage Detect −1. Brownout Reset and Low-Voltage Detection −3.Band Gap Parameters Power Supply−2.Comparator Specification −1.Typical Sub-Circuit Current Consumption Watchdog Timer Hardware Configuration Watchdog Timer Enabling Watchdog Timer Watchdog Timer Resetting the Watchdog Timer Watchdog Timeout/Activation Disabling Watchdog Timer Breakpoint Generator 15-7 Hardware Configuration 15-2Power Optimization 15-9 Advanced Flash Memory 15-6 Hardware Configuration Registers Hardware Configuration DFSEL2/1/0 Amount of Flash Data Memory Hardware Configuration Register 0 HCR0 Hardware Configuration Register 1 HCR1 Accessing Configuration Memory in a User Program Hardware Configuration Memory Write Protecting Flash Program Memory Updating Interrupts with Reset Sector LockAdvanced Flash Memory Breakpoint Generator Configuring Breakpoints Disabling a Breakpoint Breakpoint Auxiliary Interrupt Power Optimization Flash Memory as Data Memory Advanced Topics 15-11 Advanced Topics and Other Information Describes the 8052 Assembly Language Syntax Label and instruction Expressions Number Bases Order Operator Operator PrecedenceCharacters and Character Strings −1.Order of Precedence for Mathematical Operators Ljmp LABEL3 Changing Program Flow LJMP, SJMP, Ajmp Subroutines LCALL, ACALL, RET MOV DestinationRegister,SourceValue Register Assignment MOV MOV R2,R1 Invalid MOV @R0,A Incrementing and Decrementing Registers INC, DEC Program Loops Djnz Setting, Clearing, and Moving Bits SETB, CLR, CPL, MOV 16-14 Bit-Based Decisions and Branching JB, JBC, JNB, JC, JNC Lcall Debouncekey Value Comparison Cjne Checkless JC Aisless Less Than and Greater Than Comparison Cjne Performing Additions ADD, Addc Zero and Non-Zero Decisions JZ/JNZ Performing Additions ADD, Addc Performing Subtractions Subb Performing Multiplication MUL Performing Division DIV −1. Rotate Operations Shifting Bits RR, RRC, RL, RLC −4.Results of XRL Bit-Wise Logical Instructions ANL, ORL, XRL−2.Results of ANL −3.Results of ORL Assembly Language 16-25 Swapping Accumulator Nibbles Swap Exchanging Register Values XCH Adjusting Accumulator for BCD Addition DA Using the Stack PUSH/POP Assembly Language 16-29 Setting the Data Pointer Dptr MOV Dptr Reading and Writing External RAM/Data Memory Movx Lcall SUB Reading Code Memory/Tables Movc SUB INC a Using Jump Tables JMP @A+DPTR Describes the Keil simulator and its functions 17-2 Keil Simulator 17-3 −1. Timer/Counter 0 − Mode Timers −2. Timer/Counter Timer 0 & 1 Example −4. Timer/Counter 1 Mode Keil Simulator 17-7 17-8 Keil Simulator 17-9 17-10 Register Bit Toggle Box Name Timer−1.Timer/Counter 2 Control Bits −7. Status of Watchdog Peripheral Watchdog Reset Facility Example 17-14 Keil Simulator 17-15 Clock Control System Timer Analog-to-Digital Converter −8. Analog−to−Digital Converter Peripheral −9. Error Message −10. Accumulator/Shifter Peripheral Summation/Shifter 17.8.1 ADC/Summation/Shifter Example 17-22 Keil Simulator 17-23 17-24 Keil Simulator 17-25 17-26 Keil Simulator 17-27 −11. summation/Shifter Peripheral Keil Simulator 17-29 −13. List Box for the Interrupt Peripheral Ports −14. Parallel Port 0 Contents Display Window −16. SPI Peripheral Window Serial Peripheral Interface SPI Keil Simulator 17-33 SPI Sample Code Keil Simulator 17-35 Serial Peripheral Interface SPI Keil Simulator 17-37 17.12 ∝Vision 2 Debug Program Example −17. Keil Debugger Serial Port I/O −18. Serial Channel 0 Communication Peripheral 17-42 BaudRate + fOSC @ Transmit Block Baud Rate ComputationBaudRate + fOSC Receive Block Baud Rate Computation −19. Clock Control Peripheral Additional Resource Topic Appendix a Additional Features in the MSC1210 Compared to Appendix B Figure B−1. MSC1210 Timing Chain and Clock Control MSC1210 Timing Chain and Clock Control Diagram Appendix C Address Routine Declarations Description Table C−1. Boot ROM Routines Boot ROM Routines Page Appendix D JB bitAddr,relAddr Ajmp pg1Addr 8052 Instruction-Set Quick-Reference Guide Description Instruction Set Appendix E Description Acall codeAddress 8052 Instruction SetAcall Absolute Call within 2k Block ADD A,operand ADD, AddcAdd Value, Add Value with Carry Ajmp codeAddress AjmpAbsolute Jump within 2k Block ANL operand1,operand2 ANLBitwise Cjne operand1,operand2,reladdr Compare and Jump if Not EqualCLR Clear Register CPL operand Decimal Adjust AccumulatorCPL Complement Register See also INC, Subb Decrementing the value causes it to reset to 255 0xFFHCarry flag is not set when the value rolls over from 0 to DEC register Djnz register,relAddr Decrement and Jump if Not Zero INC register INCIncrement Reister Jump if Carry Set Jump if Bit SetJBC Jump if Bit Set and Clear Bit JNC JMPJNB Ljmp JNZLcall MOV bit1,bit2 MOV operand1, operand2Not affected See also MOVC, MOVX, XCH, XCHD, PUSH, POP MOV operand1,operand2 MOVMove into/out of Internal RAM Movx MOV DptrMovc No Operation MULMultiply Accumulator by B NOP Syntax ORL operand1,operand2 ORLBitwise or Push Value onto Stack POPPop Value from Stack Push Return from Interrupt RETReturn from Subroutine Reti Setb RLCRRC Subtract from Accumulator with Borrow SjmpShort Jump Subb Xchd SwapXCH Bitwise Exclusive or XRL Instructions OpCode Bytes Cycles Flags ??? 0xA5 Undefined Appendix F Bit Addressable SFRs alphabetical Enable Interrupt Control EiconExtended Interrupt Enable EIE EX2-External 2 Interrupt Enable Extended Interrupt Priority EIP Interrupt Enable IE Port 0 P0 Interrupt Priority IP Port 2 P2 Port 1 P1 Port 3 P3 Register Bank Register Bank Addresses Program Status Word PSW Serial Control Scon Serial Mode Description Baud Tcon Timer Control Tcon T2CON Timer 2 Control T2CON Appendix G SFR Name Description SFR Address Hex SFR/Address Cross-Reference SFRs/Address Cross-Reference Guide alphabetical Spircon