Texas Instruments MSC1210 manual SFR Definitions

Models: MSC1210

1 324
Download 324 pages 20.97 Kb
Page 48
Image 48

SFR Definitions

ADCON0/ADCON1 (ADC Control 0 and 1, Addresses DCH/DDH): These two SFRs allow the user program to configure various aspects of the ADC.

ADCON2/ADCON3 (ADC Controls 2 and 3, Addresses DEH/DFH): These two SFRs control the decimation rate of the ADC; in other words, they control the frequency at which sampled data will be provided to the user program via the ADRES SFRs.

ACC (Accumulator, Addresses E0H, Bit−Addressable): The accumulator is one of the most-used SFRs, because it is involved in so many instructions. The accumulator resides as an SFR at E0H, which means the instruction MOV A,#20h is the same as MOV E0h,#20h. However, it is a good idea to use the first method because it only requires two bytes, whereas the second option requires three bytes.

SSCON (Summation/Shift Control, Address E1H): This SFR controls what action is taken in regards to summation registers SUMR0/SUMR1/SUMR2/SUMR3.

SUMR0/SUMR1/SUMR2/SUMR3 (Summation Registers 0/1/2/3, Address-

es E2H/E3H/E4H/E5H): These four registers, together, make up a 32-bit summation value for the ADC. Writing a value to the least significant byte (SUMR0) will cause the values in the other three summation registers to be added to the summation result.

ODAC (Offset DAC Register, Address E6H): This SFR allows the MSC1210 to shift the input by up to half of the ADC input range.

LVDCON (Low-Voltage Detection Control, Address E7H): The LVDCON SFR configures the low-voltage detection on both the analog and digital sup- plies. In both cases, the LVDCON allows the user program to specify the trip voltage below which the low-voltage detection will be triggered.

EIE (Extended Interrupt Enable, Address E8H, Bit-Addressable): This SFR configures whether or not the extended interrupts are enabled, including the watchdog and external interrupts 2 through 5.

HWPC0/HWPC1 (Hardware Product Code, Addresses E9H/EAH): These

two SFRs are read-only and can provide the user program with information regarding the part number version and how much flash memory is available on the part.

FMCON (Flash Memory Control, Address EEH): This SFR controls certain aspects of the flash memory, including page erase and byte write operation. FRCM controls power saving for flash memory read operations when the MSC1210 is running at a low clock frequency. It also includes a bit that indi- cates whether or not flash memory is currently idle or busy with a prior memory access operation.

3-12

Page 48
Image 48
Texas Instruments MSC1210 manual SFR Definitions