TMS320DM644x DMSoC VLYNQ Port
Users Guide
Submit Documentation Feedback
SPRUE36A -September
Contents
Supported Ordered Sets
Contents
VLYNQ 2.0 Packet Format
VLYNQ 2.X Packets
List of Figures
List of Tables
List of Tables
Preface
Read This First
About This Document
Notational Conventions
VLYNQ is a trademark of Texas Instruments
Trademarks
Users Guide
VLYNQ Port
1.2 Features
1 Introduction
Figure 1. VLYNQ Port Functional Block Diagram
1.3 Functional Block Diagram
1.4 Industry Standards Compliance Statement
Figure 3. Internal Clock Block Diagram
Figure 2. External Clock Block Diagram
2 Peripheral Architecture
2.1 Clock Control
Table 1. VLYNQ Port Pins
2.2 Signal Descriptions
2.3 Pin Multiplexing
2.4 Protocol Description
Figure 4. VLYNQ Module Structure
2.5 VLYNQ Functional Description
Figure 5. Write Operations
2.5.1 Write Operations
Figure 6. Read Operations
2.5.2 Read Operations
2.6 Initialization
2.8 Serial Interface Width Configuration
2.7 Auto-Negotiation
Table 2. Serial Interface Width
2.9 Address Translation
Table 3. Address Translation Example Single Mapped Region
Figure 7. Example Address Memory Map
Remote VLYNQ Module
DM644x VLYNQ Module
Table 4. Address Translation Example Single Mapped Region
Remote VLYNQ Module
Example 1. Address Translation Example
2.10 Flow Control
See Appendix A
2.11.1 Software Reset Considerations
2.11 Reset Considerations
2.11.2 Hardware Reset Considerations
2.12 Interrupt Support
2.12.2 Writes to Interrupt Pending/Set Register
Figure 8. Interrupt Generation Mechanism Block Diagram
2.13 DMA Event Support
2.12.4 Serial Bus Error Interrupts
2.12.3 Remote Interrupts
2.15 Emulation Considerations
2.14 Power Management
Table 5. VLYNQ Register Address Space
3 VLYNQ Port Registers
Table 6. VLYNQ Port Controller Registers
Figure 9. Revision Register REVID
3.1 Revision Register REVID
Table 7. Revision Register REVID Field Descriptions
VLYNQ Port Registers
Figure 10. Control Register CTRL
3.2 Control Register CTRL
Table 8. Control Register CTRL Field Descriptions
VLYNQ Port Registers
VLYNQ Port Registers
Table 8. Control Register CTRL Field Descriptions continued
Field
Description
Figure 11. Status Register STAT
3.3 Status Register STAT
Table 9. Status Register STAT Field Descriptions
VLYNQ Port Registers
VLYNQ Port Registers
Table 9. Status Register STAT Field Descriptions continued
Field
Description
3.5 Interrupt Status/Clear Register INTSTATCLR
3.4 Interrupt Priority Vector Status/Clear Register INTPRI
Figure 12. Interrupt Priority Vector Status/Clear Register INTPRI
Figure 13. Interrupt Status/Clear Register INTSTATCLR
3.7 Interrupt Pointer Register INTPTR
3.6 Interrupt Pending/Set Register INTPENDSET
Figure 14. Interrupt Pending/Set Register INTPENDSET
Figure 15. Interrupt Pointer Register INTPTR
Figure 16. Transmit Address Map Register XAM
3.8 Transmit Address Map Register XAM
Table 14. Address Map Register XAM Field Descriptions
VLYNQ Port Registers
3.10 Receive Address Map Offset 1 Register RAMO1
3.9 Receive Address Map Size 1 Register RAMS1
Figure 17. Receive Address Map Size 1 Register RAMS1
Figure 18. Receive Address Map Offset 1 Register RAMO1
3.12 Receive Address Map Offset 2 Register RAMO2
3.11 Receive Address Map Size 2 Register RAMS2
Figure 19. Receive Address Map Size 2 Register RAMS2
Figure 20. Receive Address Map Offset 2 Register RAMO2
3.14 Receive Address Map Offset 3 Register RAMO3
3.13 Receive Address Map Size 3 Register RAMS3
Figure 21. Receive Address Map Size 3 Register RAMS3
Figure 22. Receive Address Map Offset 3 Register RAMO3
3.16 Receive Address Map Offset 4 Register RAMO4
3.15 Receive Address Map Size 4 Register RAMS4
Figure 23. Receive Address Map Size 4 Register RAMS4
Figure 24. Receive Address Map Offset 4 Register RAMO4
3.18 Auto Negotiation Register AUTNGO
3.17 Chip Version Register CHIPVER
Figure 25. Chip Version Register CHIPVER
Table 23. Chip Version Register CHIPVER Field Descriptions
Table 25. VLYNQ Port Remote Controller Registers
4 Remote Configuration Registers
Remote Configuration Registers
A.1 Special 8b/10b Code Groups
Appendix A VLYNQ Protocol Specifications
A.2 Supported Ordered Sets
Table A-1. Special 8b/10b Code Groups
A.3 VLYNQ 2.0 Packet Format
Figure A-1. Packet Format 10-bit Symbol Representation
Table A-3. Packet Format 10-bit Symbol Representation Description
VLYNQ 2.X Packets
A.4 VLYNQ 2.X Packets
A command, length, address, and start receive data from the idle stream. A flow enable was received for the command channel, but there is data to return, so the flow is followed by a channel 1 descriptor the command for return data actually indicates a channel 1, and the channel 1 packet is now under way. A flow is now received for channel 1, but it is soon disabled so the channel 1 packet continues. The flow is enabled for channel one again, quickly after flow is released for channel 0, so the data continues for channel 0 when a flow is received again for channel 0. Channel 0 then receives a flow disable, completes its packet, followed by channel 1 flow disable, where the channel 1 packet is also completed
B.1 Write Performance
Appendix B Write/Read Performance
Write Performance
Table B-1. Scaling Factors
Burst Size in 32-bit words
Data Bytes
Table B-3. Relative Performance with Various Latencies
B.2 Read Performance
Table C-1. Document Revision History
Appendix C Revision History
Appendix C
Additions/Modifications/Deletions
IMPORTANT NOTICE
power.ti.com
Products
Applications
