Appendix B, Appendix C | Texas Instruments VLYNQ Port guide

A.2	Supported Ordered Sets	40
A.3	VLYNQ 2.0 Packet Format	41
A.4	VLYNQ 2.X Packets	43
Appendix B	Write/Read Performance	45
B.1	Write Performance	45
B.2	Read Performance	47
Appendix C	Revision History	48

4

Contents

SPRUE36A –September 2007

Submit Documentation Feedback

Image 4

Texas Instruments VLYNQ Port manual Appendix B, Appendix C

Contents

Users Guide Submit Documentation Feedback Contents Appendix B Appendix C List of Figures List of Tables Notational Conventions About This DocumentRelated Documentation From Texas Instruments Trademarks Introduction FeaturesPurpose of the Peripheral Functional Block Diagram Industry Standards Compliance Statement Peripheral Architecture Clock Control Signal Descriptions Vlynq Port PinsPin Multiplexing Protocol Description Vlynq Functional Description Vlynq Module Structure Write Operations TxSM Read Operations Serial Interface Width Configuration InitializationAuto-Negotiation Serial Interface Width Address Translation Address Translation Example Single Mapped Region Register DM644x Vlynq Module DM644x Vlynq Module Remote Vlynq Module Flow Control Example 1. Address Translation Example Reset Considerations Software Reset ConsiderationsHardware Reset Considerations Interrupt Support Interrupt Generation Mechanism Block Diagram Writes to Interrupt Pending/Set Register DMA Event Support Serial Bus Error InterruptsRemote Interrupts Power Management Emulation Considerations Vlynq Port Registers Vlynq Register Address SpaceVlynq Port Controller Registers Block Name Start Address End Address Size Revision Register Revid Revision Register Revid Field DescriptionsRevmaj Revmin Bit Field Value Description Control Register Ctrl Control Register Ctrl Field Descriptions Aoptdisable Bit Field Status Register Stat Status Register Stat Field Descriptions No error Lerror Interrupt Priority Vector Status/Clear Register Intpri Interrupt Status/Clear Register IntstatclrNointpend Instat Interrupt Pending/Set Register Intpendset Interrupt Pointer Register IntptrInterrupt Pointer Register Intptr Field Descriptions Intset Address Map Register XAM Field Descriptions Transmit Address Map Register XAMTxadrmap Receive Address Map Size 1 Register RAMS1 Receive Address Map Offset 1 Register RAMO1RXADRSIZE1 RXADROFFSET1 Receive Address Map Size 2 Register RAMS2 Receive Address Map Offset 2 Register RAMO2RXADRSIZE2 RXADROFFSET2 Receive Address Map Size 3 Register RAMS3 Receive Address Map Offset 3 Register RAMO3RXADRSIZE3 RXADROFFSET3 Receive Address Map Size 4 Register RAMS4 Receive Address Map Offset 4 Register RAMO4RXADRSIZE4 RXADROFFSET4 Chip Version Register Chipver Auto Negotiation Register AutngoChip Version Register Chipver Field Descriptions Auto Negotiation Register Autngo Field Descriptions Remote Configuration Registers Vlynq Port Remote Controller Registers Appendix a Vlynq Protocol Specifications Special 8b/10b Code GroupsSupported Ordered Sets Table A-1. Special 8b/10b Code Groups Figure A-1. Packet Format 10-bit Symbol Representation Vlynq 2.0 Packet Format Field Value Description Vlynq 2.X Packets Vlynq 2.X Packets Appendix B Write/Read Performance Write Performance Table B-1. Scaling Factors Burst Size in 32-bit words Data BytesBurst Size Interface Running at 76.5 MHZ Bit Words Mbits/sec Mbytes/sec Read Performance Table B-3. Relative Performance with Various Latencies Table C-1. Document Revision History Appendix C Revision HistoryAdditions/Modifications/Deletions DSP Products ApplicationsRfid