Intel Itanium 2 Processor manual Pin/Signal Information Sorted by Pin Location Sheet 14

Page 66

Pinout Specifications

Table 3-2. Pin/Signal Information Sorted by Pin Location (Sheet 14 of 15)

Pin Name

System Bus

Pin

Input/Output

Notes

Signal Name

Location

 

 

 

 

 

 

 

 

GND

GND

AD21

IN

 

 

 

 

 

 

BPM0#

BPM0#

AD22

IN/OUT

 

 

 

 

 

 

GND

GND

AD23

IN

 

 

 

 

 

 

BPM4#

BPM4#

AD24

IN/OUT

 

 

 

 

 

 

GND

GND

AD25

IN

 

 

 

 

 

 

GND

GND

AE02

IN

 

 

 

 

 

 

TERMB

FSBT2

AE03

 

 

 

 

 

 

 

ID6#

IDA6#/IDB6#

AE05

IN

 

 

 

 

 

 

RS0#

RS0#

AE07

IN

 

 

 

 

 

 

REQ0#

REQA0#/LEN0#

AE09

IN/OUT

 

 

 

 

 

 

REQ3#

ASZ0#/DSZ0#

AE11

IN/OUT

 

 

 

 

 

 

SBSY#

SBSY#

AE13

IN/OUT

 

 

 

 

 

 

LOCK#

LOCK#

AE15

IN/OUT

 

 

 

 

 

 

N/C

 

AE17

 

 

 

 

 

 

 

BPRI#

BPRI#

AE19

IN

 

 

 

 

 

 

TRST#

TRST#

AE21

IN

 

 

 

 

 

 

BPM2#

BPM2#

AE23

IN/OUT

 

 

 

 

 

 

GND

GND

AE24

IN

 

 

 

 

 

 

PMI#

PMI#

AE25

IN

 

 

 

 

 

 

GND

GND

AF01

IN

 

 

 

 

 

 

TERM

FSBT

AF02

IN

 

 

 

 

 

 

OUTEN

OUTEN

AF04

IN

Power pod signal

 

 

 

 

 

GND

GND

AF05

IN

 

 

 

 

 

 

RSP#

RSP#

AF06

IN

 

 

 

 

 

 

GND

GND

AF07

IN

 

 

 

 

 

 

INIT#

INIT#

AF08

IN

 

 

 

 

 

 

GND

GND

AF09

IN

 

 

 

 

 

 

REQ1#

WSNP#, D/C#/LEN1#

AF10

IN/OUT

 

 

 

 

 

 

GND

GND

AF11

IN

 

 

 

 

 

 

REQ4#

ASZ1#/DSZ1#

AF12

IN/OUT

 

 

 

 

 

 

GND

GND

AF13

IN

 

 

 

 

 

 

TRDY#

TRDY#

AF14

IN

 

 

 

 

 

 

GND

GND

AF15

IN

 

 

 

 

 

 

BR0#

BREQ0#

AF16

IN/OUT

 

 

 

 

 

 

GND

GND

AF17

IN

 

 

 

 

 

 

BR3#

BREQ3#

AF18

IN

 

 

 

 

 

 

GND

GND

AF19

IN

 

 

 

 

 

 

PPODGD#

PPODGD#

AF20

OUT

Power pod signal

 

 

 

 

 

GND

GND

AF21

IN

 

 

 

 

 

 

LINT0

INT

AF22

IN

 

 

 

 

 

 

LINT1

NMI

AF24

IN

 

 

 

 

 

 

66

Datasheet

Image 66
Contents Datasheet Intel Itanium 2 ProcessorDatasheet Contents Processor Information ROM and Scratch Eeprom Supported Figures Tables BINIT#, HIT#, HITM#, BNR#, TND#, BERR#106 Revision History Revision No Description DateProduct Features Intel Itanium 2 ProcessorDatasheet Overview Processor Abstraction LayerMixing Processors of Different Frequencies and Cache Sizes TerminologyState of Data Reference Documents Title Document NumberIntroduction Signal Groups System Bus SignalsSystem Bus Power Pins Itanium 2 Processor System BusSignal Descriptions Itanium 2 Processor System Bus Signal GroupsGroup Name Signals Package Specifications Itanium 2 Processor Package SpecificationsSymbol Parameter Core Minimum Typ Maximum Unit AGTL+ Signals DC Specifications Sheet 1 Signal SpecificationsItanium 2 Processor Power Supply Specifications Symbol Parameter Minimum Typ Maximum UnitSystem Bus Clock Differential Hstl DC Specifications AGTL+ Signals DC Specifications Sheet 2Power Good Signal DC Specifications TAP Connection DC SpecificationsSystem Symbol Parameter SMBus DC SpecificationsLvttl Signal DC Specifications Minimum Typ Maximum Unit11. SMBus AC Specifications Minimum Typ MaximumMaximum Ratings 12. Itanium 2 Processor Absolute Maximum Ratings Sheet 1Overshoot/Undershoot Magnitude 12. Itanium 2 Processor Absolute Maximum Ratings Sheet 2Overshoot/Undershoot Pulse Duration Activity FactorReading Overshoot/Undershoot Specification Tables VctermOver Parameter Description Specification UnitsAbsolute Pulse Duration ns AF = 1 Shoot0143 Wired-OR Signals 0513 Group Name Signals Power Pod Connector Power Pod Connector Signals22. Itanium 2 Processor Power Pod Connector Signals Absolute23. Processor Core Voltage Identification Code1 VID2 VID1 VID024. Processor Power States Itanium 2 Processor System Bus Clock and Processor ClockingState Transition Ramp Rate Comment 25. Itanium 2 Processor System Bus Ratios Ratio of Bus Frequency A21# A20# A19# A18# A17#System Bus Reset and Configuration Timings for Cold Reset Pins/Pin Groups Recommended Recommended Connections for Unused Pins26. Connection for Unused Pins Sheet 1 TAP SignalsLvttl Power Pod Signals 26. Connection for Unused Pins Sheet 2System Management Signals Reserved PinsPinout Specifications Pin/Signal Information Sorted by Pin Name Sheet 1 Pin Name System Bus Input/Output Signal NamePin/Signal Information Sorted by Pin Name Sheet 2 Pin Name System Bus Input/OutputPin/Signal Information Sorted by Pin Name Sheet 3 Pin/Signal Information Sorted by Pin Name Sheet 4 Pin/Signal Information Sorted by Pin Name Sheet 5 Pin/Signal Information Sorted by Pin Name Sheet 6 Pin/Signal Information Sorted by Pin Name Sheet 7 Pin/Signal Information Sorted by Pin Name Sheet 8 Pin/Signal Information Sorted by Pin Name Sheet 9 Pin/Signal Information Sorted by Pin Name Sheet 10 Pin/Signal Information Sorted by Pin Name Sheet 11 Pin/Signal Information Sorted by Pin Name Sheet 12 Pin/Signal Information Sorted by Pin Name Sheet 13 Pin/Signal Information Sorted by Pin Name Sheet 14 Pin/Signal Information Sorted by Pin Name Sheet 15 Pin/Signal Information Sorted by Pin Location Sheet 1 LocationPin/Signal Information Sorted by Pin Location Sheet 2 Pin/Signal Information Sorted by Pin Location Sheet 3 Pin/Signal Information Sorted by Pin Location Sheet 4 Pin/Signal Information Sorted by Pin Location Sheet 5 Pin/Signal Information Sorted by Pin Location Sheet 6 Pin/Signal Information Sorted by Pin Location Sheet 7 Pin/Signal Information Sorted by Pin Location Sheet 8 Pin/Signal Information Sorted by Pin Location Sheet 9 Pin/Signal Information Sorted by Pin Location Sheet 10 Pin/Signal Information Sorted by Pin Location Sheet 11 Pin/Signal Information Sorted by Pin Location Sheet 12 Pin/Signal Information Sorted by Pin Location Sheet 13 Pin/Signal Information Sorted by Pin Location Sheet 14 Pin/Signal Information Sorted by Pin Location Sheet 15 Pinout Specifications Mechanical Dimensions Itanium 2 Processor PackageProcessor Substrate UnitsItanium 2 Processor Package Power Tab Package Marking Processor Top-Side MarkingProcessor Bottom-Side Marking Processor Bottom-Side Marking Placement on Interposer Mechanical Specifications Thermal Features Thermal AlertSymbol Parameter Core Minimum Maximum Unit Case TemperatureCase Temperature Specification Enhanced Thermal ManagementItanium 2 Processor Package Thermocouple Location Thermal Specifications Signal Name Pin Count Description System Management Interface SignalsSystem Management Interface Signal Descriptions System Management BusSystem Management Feature Specifications SMBus Device Addressing 9XhProcessor Information ROM Eeprom SMBus Addressing on the Itanium 2 ProcessorProcessor Information ROM Format Sheet 1 Processor Information ROM Format Sheet 2 Offset Function Examples Section BitsCache Offset Function Examples Section Bits Package FeaturesProcessor Information ROM Format Sheet 3 Part NumbersScratch Eeprom Processor Information ROM Format Sheet 4Other Random Address Read SMBus Packet Thermal Sensing DeviceCurrent Address Read SMBus Packet Byte Write SMBus PacketThermal Sensing Device Supported SMBus Transactions Thermal Sensing Device Registers 13. Command Byte Bit AssignmentRegister Command Reset State Function Thermal Reference RegistersThermal Limit Registers Configuration Register15. Thermal Sensing Device Configuration Register Status RegisterRegister Contents Conversion Rate Hz Conversion Rate Register16. Thermal Sensing Device Conversion Rate Register Alphabetical Signals Reference BCLKp/BCLKn Table A-2. Effective Memory Type Signal EncodingATTR30# I/O 8 BE70# I/OTable A-3. Special Transaction Encoding on Byte Enables Special Transaction Byte Enables70#BERR# I/O 12 BPM50# I/O BINIT# I/O11 BNR# I/O BPRI#BREQ30# I/O Table A-6. BR30# Signals and Agent IDsBus Signal Agent 0 Pins Agent 3 Pins Pin Sampled# I/O CCL# I/OD1270# I/O DBSYC1# O24 DEN# I/O DBSYC2# ODEFER# 25 DEP150# I/ODRDYC1# O 27 DPS# I/ODRDY# I/O DRDYC2# OHIT# I/O and HITM# I/O 33 FCL# I/OFERR# O ID90#Table A-9. Length of Data Transfers IP10#LEN20# I/O LEN20#PMI# LINT10OWN# I/O REQ50# I/ORESET# 52 RP# I/OTransaction REQa50# REQb50# SBSYC1# O RS20#RSP# SBSYC2# OTHRMTRIP# O STBn70# and STBp70# I/OTDO O Table A-11. STBp70# and STBn70# AssociationsName Active Level Clock Signal Group Signal SummariesTable A-12. Output Signals Sheet 1 TND# I/OTable A-12. Output Signals Sheet 2 Table A-13. Input SignalsName Active Level Clock Signal Group Qualified Table A-14. Input/Output Signals Single Driver Table A-15. Input/Output Signals Multiple Driver108