Xilinx ML605 User Pushbutton Switches, Detailed Description 21User LED Connections Fpga U1 Pin

Page 49

Detailed Description

Table 1-21:User LED Connections

FPGA U1 Pin

Schematic Net Name

GPIO J62 Pin

Controlled LED

 

 

 

 

AC22

GPIO_LED_0

1

DS12

 

 

 

 

AC24

GPIO_LED_1

2

DS11

 

 

 

 

AE22

GPIO_LED_2

3

DS9

 

 

 

 

AE23

GPIO_LED_3

4

DS10

 

 

 

 

AB23

GPIO_LED_4

5

DS15

 

 

 

 

AG23

GPIO_LED_5

6

DS14

 

 

 

 

AE24

GPIO_LED_6

7

DS22

 

 

 

 

AD24

GPIO_LED_7

8

DS21

 

 

 

 

AP24

GPIO_LED_C

DS16

 

 

 

 

AD21

GPIO_LED_W

DS17

 

 

 

 

AE21

GPIO_LED_E

DS19

 

 

 

 

AH28

GPIO_LED_S

DS18

 

 

 

 

AH27

GPIO_LED_N

DS20

 

 

 

 

User Pushbutton Switches

The ML605 provides six active-High pushbutton switches:

SW5, SW6, SW7, SW8 and SW9, arranged in a diamond configuration to depict “directional” headings North, South, East, West and Center respectively

SW10 CPU Reset pushbutton

The six pushbuttons all have the same active-High topology as the sample shown in Figure 1-19. The five directional pushbuttons are assigned as GPIO and the sixth is assigned as CPU_RESET. Figure 1-19and Table 1-22, page 50 describe the pushbutton switches.

VCC1V5

 

 

 

 

 

 

 

 

 

 

Pushbutton

 

 

 

 

 

 

1

 

 

4

 

 

 

 

P1

P4

 

 

 

 

 

 

4.7K

 

 

CPU RESET

2

3

 

 

P2

P3

1

 

 

 

 

 

R401

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

sw10

 

 

 

 

 

 

 

 

 

 

Figure 1-19:User Pushbutton Switch (Typical)

2

5%

 

 

1/16W

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

UG534_19_072109

ML605 Hardware User Guide

www.xilinx.com

49

UG534 (v1.2.1) January 21, 2010

 

 

Image 49
Contents UG534 v1.2.1 January 21, 2010 optional ML605 Hardware User GuideDate Version Revision Revision HistoryTable of Contents ML605 Hardware User Guide About This Guide Preface About This Guide Additional Support ResourcesAdditional Information ML605 Evaluation BoardML605 Evaluation Board FeaturesSMA IIC Eeprom 1 KBFpga Init Fpga Done Overview1ML605 High-Level Block Diagram Block DiagramFeature ML605 FeaturesDetailed Description DDR3 SodimmSgmii ML605 Evaluation Board ML605 Features Cont’dWDW6TP Virtex-6 XC6VLX240T-1FFG1156 Fpga ConfigurationVoltage Rails 2Virtex-6 Fpga Configuration Modes M20Cclk Direction 3Voltage Rails U1 Fpga BankDetailed Description 3Voltage Rails Cont’d U1 Fpga Bank MB DDR3 Memory SodimmVCC1V5FPGA 4DDR3 Sodimm ConnectionsDDR3A9 ML605 Evaluation Board 4DDR3 Sodimm Connections Cont’dDDR3D30 DQ30 DDR3DM0 See the Micron Technology, Inc. for more information Ref MB Linear BPI Flash Mb Platform Flash XLML605 Flash Boot Options FLASHD1 DQ1 FLASHD0 DQ0FLASHD2 DQ2 FLASHD3 DQ3Fpga Design Considerations for the Configuration Flash System ACE CF and CompactFlash Connector 6System ACE CF Connections U1 Fpga Pin Schematic Net Name USB Jtag Oscillator Differential Clock GenerationOscillator Socket Single-Ended 7ML605 Oscillator Socket Pin 1 Location Identifiers 8ML605 Oscillator Pin 1 Location Identifiers SMA Connectors DifferentialSmarefclkn SMA PinSmarefclkp ICS Multi-Gigabit Transceivers GTX MGTs12PCIe Lane Size Select Jumper J42 PCI Express Endpoint Connectivity8PCIe Edge Connector Connections AA4 PCIERX7N AA3 PCIERX7PPCIE100MMGT0P GTXE1X0Y6SFP Module Connector 12Board Connections for PHY Configuration Pins 11PHY Default Interface Mode Jumper Settings J66 J67 J6811 /100/1000 Tri-Speed Ethernet PHY Bit2 Bit1 Bit0Sgmii GTX Transceiver Clock Generation 12Board Connections for PHY Configuration Pins Cont’d13Ethernet PHYConnections U1 Fpga Pin U80 M88E1111RXD4 PHYRXD4PHYRXD5 RXD5Vbus USB-to-UART BridgeGround 16USB Controller Connections USB ControllerU81 USB Controller 17DVI Controller Connections DVI CodecU38 Chrontel CH7301C IIC Bus 14IIC Bus Topology Iicsdamain SDA Kb NV MemoryIicsclmain SCL Status LEDs Designator Signal Name Color Label Description16Ethernet PHY Status LEDs Ethernet PHY Status LEDsFpga Init and Done LEDs User I/OControlled LED FpgainitbUser LEDs 18User LEDs and Gpio Connector, Directional LEDsDetailed Description 21User LED Connections Fpga U1 Pin User Pushbutton SwitchesGpio J62 Pin Controlled LED Switch Pin User DIP SwitchUsersmagpion User SMA GpioUsersmagpiop J41 Pin LCD Display 16 Character x 2 LinesPower On/Off Slide Switch SW2 SwitchesFpgaprogb Pushbutton SW4 Active-Low Sysaceresetb Pushbutton SW3 Active-Low26System ACE CF CompactFlash Image Select DIP Switch S1 System ACE CF CompactFlash Image Select DIP Switch S1M20 Bus Width 26ML605 Configuration ModesMaster BPI Vita 57.1 FMC HPC ConnectorHPC Pin 28VITA 57.1 FMC HPC Connections28VITA 57.1 FMC HPC Connections Cont’d FMCHPCHB08P FMCHPCHB09NFMCHPCHB13P FMCHPCHB08NDetailed Description 28VITA 57.1 FMC HPC Connections Cont’d VIOBM2C Vadj VadjVREFAM2C Vadj VREFBM2CVita 57.1 FMC LPC Connector LPC Pin 30VITA 57.1 FMC LPC ConnectionsAC Adapter and Input Power Jack/Switch Power ManagementDetailed Description 30VITA 57.1 FMC LPC Connections Cont’d 28ML605 Onboard Power Regulators Onboard Power RegulationVccintfpga UCD9240PFCVccaux UCD7230RGWR29System Monitor External Reference System MonitorSystem Monitor Header J35 12V Supply Monitor Fan Controller Bank Configuration Options Configuration OptionsML605 Evaluation Board Function/Type Default Table A-1Default Switch SettingsGmii Vita 57.1 FMC LPC J63 and HPC J64 Connector Pinout Figure B-2FMC HPC Connector Pinout ML605 Master UCF NET DDR3D9 Appendix C ML605 Master UCFNET DDR3DQS0P NET FLASHA21 ML605 Hardware User Guide UG534 v1.2.1 January 21 NET FMCHPCHB03P NET FMCHPCLA16N NET FMCLPCPRSNTM2CL NET Iicsdadvi NET PCIERX2N NET Pmbusdatals NET Sfplos NET Sfprxn NET Sfprxp NET USBD6LS References Appendix D References