Company X Accessories C1030-5510 manual Usb Pci

Page 70

src/wb_sl_uart.vhd:

23

src/xil_uart_macro/:

23

src/xil_mcb_mig/:

23

src/fx2_slfifo_ctrl.vhd:

23

src/sync_fifo.vhd:

25

src/sfifo_hd_a1Kx18b0K5x36.vhd:

25

src/flash_ctrl.vhd:

25

usbs6_soc.xise:

25

usbs6_soc.ucf:

25

usbs6_soc_fpga_consts.h:

25

Software Pseudo-Code Example:

25

WISHBONE transactions

25

WISHBONE signals driven by the master:

26

WISHBONE signals driven by slaves:

26

Example:

27

Design “usbs6_bram”

27

Files and modules

28

src/wishbone_pkg.vhd:

28

src/usbs6_bram_top.vhd:

28

src/wb_ma_fx2.vhd:

28

src/wb_sl_bram.vhd:

28

src/sim_tb/wb_sl_bram_tb.vhd:

28

src/fx2_slfifo_ctrl.vhd:

28

src/sync_fifo.vhd:

28

usbs6_bram.xise:

28

usbs6_bram.ucf:

28

wb_sl_bram_tb.do:

28

wb_sl_bram_tb.cmd:

29

Software

30

Introduction

30

Changes to previous versions

30

Windows

31

Requirements

31

Driver installation

31

Build UDK

31

Prerequisites

31

Solution creation and build

31

Linux

33

Requirements

33

Drivers

33

USB

33

PCI

34

Build UDK

35

 

 

 

USBS6 / C1030-5510

 

http://www.cesys.com/

User Doc V0.3

-70-

preliminary

Page 69 Page 71
Image 70
Page 69 Page 71
Contents USBS6 June 29Copyright information Summary of USBS6 Feature listIncluded in delivery XC6SLX16-2CSG324C Fpga features Block DiagramSpartan-6TMFPGA USBS6 Top View Modes of operation Powering USBS6Bus- powered USB is used as power supply input 3V@ ??? mA ModeJtag connector ConfigurationName USB2.0 controller Signal NameUSB2.0 FX2LPTM Microcontroller Cypresstm CY7C68013A External memory Lpddr Sdram MT46H64M16LFCK-5MCB1DQ0 Peripherals SPI Flash MX25L12845EMI-10GLEDs HEX rotary DIP switchFpga Pin N8 Fpga Pin M11 Fpga Pin M10 Fpga Pin N9 USB to serial Uart interface External expansion connectorsDirection Comment J3 VG 96-pin external expansion connector IDC 2x25-Pin external expansion connector J4 J4 IDC 2x25-Pin external expansion connectorADDIO16 Cypress FX-2 LP and USB basics Clocking Fpga designsFX-2/FPGA slave Fifo connection Introduction to example Fpga designsISE Generate Programming File Properties Gen. Opt Fpga source code copyright information Disclaimer of warrantyFpga source code license Files and modules Design usbs6socSrc/wishbonepkg.vhd Src/wbmafx2.vhd Src/usbs6soctop.vhdSrc/wbintercon.vhd Src/wbslbram.vhdSrc/xiluartmacro Src/wbslmcb.vhdSrc/wbsluart.vhd Src/xilmcbmigSignals appusbh2ppktcounto70 and appusbp2hpktcounto70 Wishbone transactions Wishbone signals driven by the master Wishbone signals driven by slavesDesign usbs6bram ExampleUsbs6bram.xise Src/usbs6bramtop.vhdSrc/simtb/wbslbramtb.vhd Usbs6bram.ucfWbslbramtb.cmd Introduction Changes to previous versionsRequirements Driver installationWindows Build UDKLets assume to use c\\udkapi Linux DriversPCI Makefile creation and build Preliminary Use APIs in own projects Add project to UDK buildAPI Functions in detail API Error handling++ and .NET API GetLastErrorText GetLastErrorCodeError code Kind of error Methods/FunctionsInit Device enumerationDeInit GetDeviceCount EnumerateDeviceType Description Static unsigned int ceDeviceGetDeviceCountGetDevice Static ceDevice *ceDeviceGetDeviceunsigned int uiIdxGetDeviceUID Information gatheringGetUDKVersionString GetDeviceNameConstant Bus GetBusTypeGetMaxTransferSize Close Using devicesOpen Void ceDeviceOpenReadBlock ReadRegisterWriteRegister WriteBlockResetFPGA EnableInterruptWaitForInterrupt ProgramFPGAFromMemory SetTimeOutProgramFPGAFromBIN ProgramFPGAFromMemoryZEnableBurst Void ceDeviceEnableBurstbool bEnableUDKLab IntroductionMain screen UDKLab Main ScreenUsing UDKLab Device selection flowFpga configuration Prepare to work with deviceFpga design flashing ProjectsSequence contents Add new initializing task Content panel Sequence startRegister entry Register panelData area entry Data area panelUsing SPI-Flash for configuration How to store configuration data in SPI-FlashM25P16 Fpga Connection Jtag Signal Name Net name IO pairing and etch length reportJ3 VG-96 pin connector Differential pairs 28 IN, 12 IN/OUT Direction52.506 Etch Length mm B18 J4 IDC-50 pin connector Differential pairs 17 IN/OUT Direction Fpga Bank Etch Length mm A28Addio 42.990 Mechanical dimensions USBS6 mechanical dimensions in mmTable of contents Table of Contents USB PCI ++ API
Top Page Image Contents