Intel MPCMM0002 manual Fpga, Redundancy and Hot Swap Cpld, Watchdog Timer, Real-Time Clock

Page 19

MPCMM0002 CMM—Module Components

4.6FPGA

The MPCMM0002 CMM has two redundant field-programmable gate arrays (FPGAs) on board. These two Xilinx* Spartan* II XC2S200 FPGAs have identical internal design, but different addresses. A brief summary of the FPGA functions is shown in Table 3.

Table 3.

FPGA Features

 

 

 

 

Signal

Description

 

 

 

 

 

IPMI 1.5-compliant buses, pulled up to 3.3 V and operating at 100 kHz

 

 

 

 

IPMB

20 IPMB ports per FPGA (40 total): 32 IPMBs for dual star routing to up to 16

 

compatible

AdvancedTCA* slots, 2 shared buses for PEMs and fan trays, 2 buses for communication

 

buses

between CMMs, and 4 spare IPMBs for future expansion

 

 

 

 

 

One I2C port per FPGA (2 total) for communication to CDMs

 

Bus

50nS basic memory bus with data, address, chip select, output enable, and write enable

 

 

 

 

Interrupt

The FPGA is responsible for identifying and routing interrupt requests from multiple sources

 

on the CMM, including the following: internal IPMB engine, other FPGA, both UARTs, the

 

Router

 

ADM1026 controller, the CPLD, and both LAN controllers

 

 

 

 

 

4.7Redundancy and Hot Swap CPLD

A Xilinx XC95144XL CPLD is used on the CMM to control the redundancy failover logic, Hot Swap logic, FPGA control, and address decode for simple devices on the CMM. This CPLD also contains the PCI arbitration circuitry for the 80321 processor and the Ethernet controllers.

4.8Watchdog Timer

A Maxim* MAX6374KA-T watchdog timer is used to protect against CPU lockups. The CMM firmware strobes the watchdog periodically; if the CPU fails to strobe the watchdog within a given time interval, the watchdog sends a signal to the CPLD that forces the CPU to reset. This allows the processor to automatically recover to a known good state in the case of lockup.

Note: If the watchdog timer fires, the IPMB signals are not affected by the CPU timer reset. The other CMM automatically takes over and manages the chassis.

4.9Real-Time Clock

The CMM time-stamps certain events as they occur within the system, particularly entries into the System Event Log (SEL). A Dallas Semiconductor* DS1307 real-time clock provides this capability.

To avoid losing the current time, the CMM provides independent power to the DS1307 with an on-board battery (size CR2032). The battery provides approximately five years of run time for the clock in case of a power failure or if the CMM is removed from a chassis.

Batteries have limited shelf lives. After many years in storage, a battery may not be able to hold a charge. To supplement the battery, a super capacitor (SCap) is also provided on the CMM; this provides a mechanism to get up to two hours of backup power for the clock in case of a power failure. Though the SCap will not hold a charge for even a full day, the ability to power the clock circuit during a power failure even after years in storage is a reliability feature of the CMM.

The battery and SCap are both diode-OR’d to ensure that either one can supply the power for the clock without being affected by the other backup power source.

Intel NetStructure® MPCMM0002 Chassis Management Module

 

Hardware TPS

July 2007

20

Order Number: 309247-004US

Image 19
Contents Intel NetStructure MPCMM0002 Chassis Management Module Hardware Technical Product SpecificationOrder Number 309247-004US Contents 17.4 Tables FiguresOrder Number 309247-004US Date Revision Description Revision HistoryDocument Organization Acronyms and Terms Acronyms and TermsAcronym/Term Meaning Product Definition Architecture SpecificationIntroduction User DocumentationMPCMM0002 CMM-Introduction Getting Started Installing the CMMQuick Start Module Components Block DiagramCMM Top View Layout Intel 80321 Processor Processor Features Sheet 1Pbga Processor Features Sheet 2Ethernet MemorySerial Port UARTs Redundancy and Hot Swap Cpld Watchdog TimerFpga Features FpgaIpmb Isolation Logic 10 ADM1026 ControllerHot Swap Controller Ride-Through SupportIpmb Dual Star Isolation Dual Bus Ipmb Isolation RequirementsFpga Mechanical Information DimensionsCMM Backing Plate Dimensions Front Panel Hardware CMM Side View DimensionsVertical Mating Connectors Rear Connector PlacementMPCMM0002 CMM Rear Connectors Coplanar Mating ConnectorsIpmb Routing CMM PowerDC Power Input Backplane ConsiderationsVoltage Max Where Used Monitored By Current CDM PowerVoltage Usage Filter Tray Power SwitchChassis Elements Directly Driven by CMM Hardware Ethernet RoutingChassis Component Element CMM Power Connector CMM Connector PinoutsRear Connections Pin Signal Purpose Pin Length Power Connector PinoutsOrder Mating Tail Pin Code Length Power Connector Pinouts MatrixPower Connector Receptacle Pin Placement Sheet 1 Pin StagingRear Connections-MPCMM0002 CMM CMM Data Connector CMM Data ConnectorSignal Name Count Type Description Pin Name From Table Data Connector Pinouts Sheet 1Data Connector Pinouts Matrix Sheet 1 Data Connector Pinouts Sheet 2Data Connector Pinouts Matrix Sheet 2 Order Mating Length Tail Length Pin Code Data Connector Pinouts Matrix Sheet 3CMM Redundancy Guide PostMPCMM0002 CMM-Rear Connections CDM Health LED States Chassis Data Modules CDMsCDM Overview CDM ManagementCDM Redundancy CDM PowerSerial Port Pinouts Front PanelPin Signal Description Serial Port RJ-45 ConnectorEthernet Port Pinouts Ethernet Port PinoutsEthernet Port LED States Telco Alarm ConnectorLED Color Status Description Telco Alarm Pinout Cascading the Telco Alarm ConnectorsPin Description MxxReset Input Ganged Telco Alarm Cable Pinouts with Cabling Alarm Quiet SwitchLED Symbol Status Description Alarm LEDsLEDs CMM Health LED States Health LEDHot Swap LED User-Definable LEDsESD Discharge Protection Grounding ConsiderationsChassis Ground and Logic Ground Module Airflow Path ThermalsProcessor Heat Sink Module OrientationSide-to-Side Air Flow Category CMMs Airflow RequirementsBoard Resistance Curve Typical Airflow and Cooling RequirementsAirflow Guidelines Thermal SensorsMinimum Air Flow Air Temp Rise Feature Summary Management Module SpecificationsEnvironmental Characteristics Dimensions and Weight12.3 Environmental Characteristics Dimensions and WeightReliability Measure Value Units Agency CertificationsAssumptions and Notes Reliability Estimate DataHigh Level Design Guidelines for Third Party Chassis VendorsIpmb Buses O Signals of the CMMPhysical Bus Number Mapping Ipmb Signal Physical Bus NumberRadial Bus Topologya Dedicated I/O Pins Gpio PinsInterfacing FRUs to the CMM Example ConfigurationsNon-Intelligent FRUs with I2C* Support Intelligent FRUsFRUs Based on the ADM1026 Non-Intelligent FRUs without I2C Support Two-Wire Serial Interface BasedFRU Data Storage for Non-Intelligent Devices Related Documents Temperature Sensors Fronted by the CMMControllers and I/O Ports for Non-Intelligent Devices Related DocumentsReturning a Defective Product RMA Warranty InformationFor Europe, Middle East, and Africa Emea For the AmericasFor Asia and Pacific Apac Warranty Information-MPCMM0002 CMM Sales Assistance Technical Support and Return for Service AssistanceCustomer Support Customer SupportCertifications Material Declaration Data SheetMaterial Declaration Data Sheet North America FCC Class a Agency InformationFrench Safety Instructions English and French-translated belowTaiwan Class a Warning Statement EnglishJapan Vcci Class a Korean Class a Australia, New Zealand Safety Warnings Mesures de Sécurité MPCMM0002 CMM-Safety Warnings Sicherheitshinweise MPCMM0002 CMM-Safety Warnings Norme di Sicurezza MPCMM0002 CMM-Safety Warnings Instrucciones de Seguridad MPCMM0002 CMM-Safety Warnings Chinese Safety Warning MPCMM0002 CMM-Safety Warnings Fpga Working page only. Do not distribute Working page only. Do not distribute Working page only. Do not distribute