Manuals / Emerson / Computer Equipment / Computer Accessories

Emerson MVME2500 manual PLD Write Protect and I2C Debug Register, Memory Maps and Registers

Models: MVME2500

1 146

Download 146 pages 3.01 Kb

Page 91

Image 91

Memory Maps and Registers

5.5.11 PLD Write Protect and I2C Debug Register

The MVME2500 PLD provides an 8-bit register which is used to indicate the status of I2C and SPI write-protect manual switches and is used to control the SPI write-enable. I2C debug ports are also provided in this register which can be used in controlling the bus’ status.

Table 5-14 PLD Write Protect and I2C Debug Register

REG	PLD Write Protect I2C Debug- 0xFFDF0054

Bit	7	6	5		4	3	2	1	0

Field	RSVD	MASTER	FLASH_		I2C_DEB	SERIAL_	RSVD	I2C_1_	I2C_1_C
		_WP_DI	WP_N		UG_EN	FLASH_		D
		SABLED				WP

OPER	R	R	R		R/W	R/W	R	R/W	R/W

RESET	0	1	0		0	1	0	1	1

Field Description
MASTER_WP_DISABLED			I2C devices manual switch write-protect status
			1	- Write-protect enabled
			0	- Write-protect disabled
FLASH_WP_N			SPI devices manual switch write-protect status
			1	- Write-protect disabled
			0	- Write-protect enabled

MVME2500 Installation and Use (6806800L01H)

Page 91

Image 91

Emerson MVME2500 manual 14 PLD Write Protect and I2C Debug Register, Memory Maps and Registers, Field Description

Contents

Embedded Computing for Business-Critical ContinuityTM Installation and UseMVME2500 P/N 6806800L01H JanuaryLimited and Restricted Rights Legend TrademarksContact Address 2 Hardware Preparation and Installation Contents3 Controls, LEDs, and Connectors Contents Contents Contents 6 Boot System Contents Contents5 Memory Maps and Registers 7 Programming Model ContentsB.1 Emerson Network Power - Embedded Computing Documents A Replacing the BatterySafety Notes Sicherheitshinweise Index Contents ContentsMVME2500 Installation and Use 6806800L01H ListofTables MVME2500 Installation and Use 6806800L01H List of TablesFigure A-1 List of FiguresMVME2500 Installation and Use 6806800L01H List of FiguresAbout this Manual Overview of ContentsAbbreviations About this Manual About this Manual Reference ConventionsAbout this Manual Courier + BoldDescription Logical OR MVME2500 Installation and Use 6806800L01HAbout this Manual About this Manual Notation Edited Figure Component Layout Summary of ChangesAbout this Manual This manual has been revised and replaces all prior editionspage  Updated Appendix B, Related Updated Figure Component Layout on About this Manual About this Manual1.1 Overview Table 1-1 Key Features of the MVME2500Introduction ChapterIntroduction Table 1-1 Key Features of the MVME2500 continuedIntroduction 1.2 Standard CompliancesTable 1-2 Board Standard Compliances Table 1-1 Key Features of the MVME2500 continuedTable 1-4 Available Board Variants 1.3 Mechanical Data1.4 Ordering Information Table 1-3 Mechanical DataIntroduction Table 1-5 Available Board AccessoriesIntroduction 1.5 Product IdentificationFigure 1-1 Serial Number Location MVME2500 Installation and Use 6806800L01H2.1 Overview Hardware Preparation and InstallationChapter Shipment Inspection Hardware Preparation and Installation2.2 Unpacking and Inspecting the Board 2.3 RequirementsTable 2-1 Environmental Requirements 2.3.1 Environmental RequirementsHardware Preparation and Installation Table 2-2 Power Requirements 2.3.2 Power RequirementsHardware Preparation and Installation 2.3.3 Equipment Requirements 2.4 Configuring the BoardHardware Preparation and Installation 2.5.1 Rear Transition Module 2.5 Installing AccessoriesHardware Preparation and Installation 2.5.2 PMC/XMC Support Installation ProcedureHardware Preparation and Installation Hardware Preparation and Installation 2.6 Installing and Removing the BoardHardware Preparation and Installation Hardware Preparation and Installation 2.7 Completing the InstallationChapter Controls, LEDs,and Connectors3.1 Board Layout Figure 3-1 Component LayoutMVME2500 Installation and Use 6806800L01H Controls, LEDs, and ConnectorsFigure 3-2 Front Panel LEDs, Connectors and Switches 3.2 Front PanelFigure 3-3 Front Panel LEDs 3.2.1 Reset Switch3.3 LEDs 3.3.1 Front Panel LEDsControls, LEDs, and Connectors Table 3-1 Front Panel LEDsControls, LEDs, and Connectors 3.4 Connectors3.3.2 Onboard LEDs Table 3-2 Onboard LEDs StatusControls, LEDs, and Connectors 3.4.1 Front Panel ConnectorsTable 3-3 Front Panel Tri-Speed Ethernet Connector J1 3.4.1.1 RJ45 with Integrated Magnetics J1Controls, LEDs, and Connectors Table 3-3 Front Panel Tri-Speed Ethernet Connector J1 continued3.4.1.2 Front Panel Serial Port J4 Table 3-4 Front Panel Serial Port J4Table 3-6 VMEbus P1 Connector 3.4.1.3 USB Connector J53.4.1.4 VMEBus P1 Connector Table 3-5 USB Connector J5Controls, LEDs, and Connectors Table 3-6 VMEbus P1 Connector continuedIRQ4 Table 3-7 VMEbus P2 Connector 3.4.1.5 VMEBus P2 ConnectorControls, LEDs, and Connectors Table 3-8 Flash Programming Header P7 3.4.2 Onboard Connectors3.4.2.1 Flash Program Connector P7 Table 3-7 VMEbus P2 Connector continuedControls, LEDs, and Connectors 3.4.2.2 SATA Connector J3Table 3-9 Custom SATA Connector J3 Table 3-8 Flash Programming Header P7 continuedControls, LEDs, and Connectors 3.4.2.3 PMC ConnectorsTable 3-9 Custom SATA Connector J3 continued Table 3-10 PMC J11 ConnectorTable 3-11 PMC J12 Connector Table 3-10 PMC J11 Connector continuedControls, LEDs, and Connectors Table 3-12 PMC J13 Connector Table 3-11 PMC J12 Connector continuedControls, LEDs, and Connectors Controls, LEDs, and Connectors Table 3-12 PMC J13 Connector continuedControls, LEDs, and Connectors Table 3-13 PMC J14 ConnectorTable 3-12 PMC J13 Connector continued Controls, LEDs, and Connectors 3.4.2.4 JTAG Connector P6Table 3-13 PMC J14 Connector continued Table 3-14 JTAG Connector P6Controls, LEDs, and Connectors Table 3-14 JTAG Connector P6 continuedTable 3-15 COP Header P10 3.4.2.5 COP Connector P63.4.2.6 SD Connector J2 Table 3-16 SD Connector J2Controls, LEDs, and Connectors 3.4.2.7 XMC Connector XJ2Table 3-16 SD Connector J2 continued Table 3-17 XMC Connector XJ2 PinoutControls, LEDs, and Connectors 3.4.2.8 Miscellaneous P2020 Debug ConnectorsTable 3-17 XMC Connector XJ2 Pinout continued Table 3-18 P20x0 Debug HeaderControls, LEDs, and Connectors 3.5 Switches3.5.1 Geographical Address Switch S1 Table 3-18 P20x0 Debug Header continuedTable 3-19 Geographical Address Switch Figure 3-5 Geographical Address SwitchControls, LEDs, and Connectors Controls, LEDs, and Connectors 3.5.2 SMT Configuration Switch S2Figure 3-6 SMT Configuration Switch Position Table 3-20 Geographical Address Switch SettingsControls, LEDs, and Connectors Table 3-20 Geographical Address Switch Settings continued4.2 Chipset 4.1 Block DiagramFigure 4-1 Block Diagram Functional Description4.2.2 Integrated Memory Controller 4.2.1 e500 Processor CoreFunctional Description 4.2.6 I2C Interface 4.2.3 PCI Express Interface4.2.4 Local Bus Controller LBC 4.2.5 Secure Digital Hub Controller SDHC4.2.11 General Purpose I/O GPIO 4.2.8 DUART4.2.9 DMA Controller 4.2.10 Enhanced Three-Speed Ethernet Controller eTSEC4.2.13 Common On-Chip Processor COP 4.4 Timers4.2.14 P20x0 Hardware Configuration Pins 4.3 System Memory4.5 Ethernet Interfaces 4.4.2 Internal Timer4.4.3 Watchdog Timer 4.4.4 FPGA Tick TimerFunctional Description 4.6 SPI Bus Interface4.6.1 SPI Flash Memory 4.6.2 SPI Flash ProgrammingFunctional Description 4.6.3 Firmware RedundancyFunctional Description Figure 4-2 SPI Device Multiplexing Logic4.7 Front UART Control 4.6.4 Crisis RecoveryFunctional Description 4.9 PMC/XMC Sites 4.8 Rear UART ControlFunctional Description Functional Description 4.10 SATA Interface4.9.1 PMC Add-on Card 4.9.2 XMC Add-on Card4.11.1 Tsi148 VME Controller 4.11 VME Support4.12 USB 4.13 I2C DevicesTable 4-1 Voltage Supply Requirement 4.14 Reset/Control FPGA4.15 Power Management 4.15.1 Onboard Voltage Supply RequirementFunctional Description 4.15.2 Power Up Sequencing RequirementsTable 4-1 Voltage Supply Requirement Functional Description 4.17 Reset StructureFigure 4-3 Clock Distribution Diagram 4.16 Clock StructureTable 4-2 Thermal Interrupt Threshold 4.19 Real-Time Clock Battery4.17.1 Reset Sequence 4.18 Thermal Management4.20.2 JTAG Chain and Board 4.20.1 POST Code IndicatorTable 4-3 POST Code Indicator on the LED 4.20 Debugging SupportFunctional Description Table 4-4 Transition Module Features4.21 Rear Transition Module RTM 4.20.3 Custom DebuggingFunctional Description MVME2500 Installation and Use 6806800L01HTable 5-1 Physical Address Map Memory Maps and Registers5.1 Overview 5.2 Memory MapTable 5-2 Flash Memory Map 5.3 Flash Memory Map5.4 Linux Devices Memory Map Memory Maps and RegistersMemory Maps and Registers Table 5-3 Linux Devices Memory Map5.5.2 PLD Year Register 8-bit field containing the current timer/register PLD revision. The5.5 Programmable Logic Device PLD Registers 5.5.1 PLD Revision RegisterTable 5-6 PLD Month Register 5.5.3 PLD Month Register5.5.4 PLD Day Register 5.5.5 PLD Sequence Register1.8V Supply power good indicator 5.5.6 PLD Power Good Monitor RegisterTable 5-9 PLD Power Good Monitor Register 1.2V Supply power good indicatorMemory Maps and Registers 5.5.7 PLD LED Control RegisterTable 5-10 PLD LED Control Register LEDs Status on pageField Description 5.5.8 PLD PCI/PMC/XMC Monitor RegisterTable 5-11 PLD PCI/PMC/XMC Monitor Register Memory Maps and RegistersTable 5-13 PLD Boot Bank Register 5.5.9 PLD U-Boot and TSI Monitor Register5.5.10 PLD Boot Bank Register Table 5-12 PLD U-Boot and TSI Monitor RegisterActual Boot Bank Table 5-13 PLD Boot Bank RegisterBOOTBLOCKA Boot Block Manual Selector SwitchField Description 5.5.11 PLD Write Protect and I2C Debug RegisterTable 5-14 PLD Write Protect and I2C Debug Register Memory Maps and RegistersMemory Maps and Registers Table 5-16 PLD Test Register 5.5.12 PLD Test Register5.5.13 PLD Test Register Table 5-15 PLD Test RegisterField Description 5.5.14 PLD GPIO2 Interrupt RegisterTable 5-17 PLD GPIO2 Interrupt Register Memory Maps and RegistersAutomatic Shutdown Mask 5.5.15 PLD Shutdown and Reset Control and Reset Reason RegisterTable 5-18 PLD Shutdown and Reset Control and Reset Reason Register AUTOSHDNMASKField Description 5.5.16 PLD Watchdog Timer Refresh RegisterTable 5-19 PLD Watchdog Timer Refresh Register Memory Maps and RegistersTable 5-20 PLD Watchdog Control Register 5.5.18 PLD Watchdog Timer Count RegisterTable 5-21 PLD Watchdog Timer Count Register 5.5.17 PLD Watchdog Control RegisterMemory Maps and Registers 5.6 External Timer Registers5.6.1 Prescaler Register Table 5-22 Prescaler RegisterTable 5-23 Control Registers 5.6.2 Control RegistersMemory Maps and Registers Memory Maps and Registers 5.6.3 Compare High and Low Word RegistersTable 5-24 Compare High Word Registers Table 5-25 Compare Low Word RegistersMemory Maps and Registers 5.6.4 Counter High and Low Word RegistersTable 5-26 Counter High Word Registers Table 5-27 Counter Low Word RegistersMemory Maps and Registers MVME2500 Installation and Use 6806800L01HChapter Boot System6.2 Accessing U-Boot 6.1 Overviewsetenv netmask netmask 6.3 Boot Options6.3.1 Booting from a Network Boot SystemBoot System 6.3.2 Booting from an Optional SATA Drive6.3.3 Booting from a USB Drive # option usb - interface, 01 - device 0 partitionBoot System 6.3.4 Booting from an SD Card6.3.5 Booting VxWorks Through the Network # option mmc - interface, 01 - device 0 partitionBoot System 6.4 Using the Persistent Memory FeatureAnalyzing Kernel Log Files after a Kernel Panic Table 6-1 MVME2500 Specific U-Boot Commands 6.5 MVME2500 Specific U-Boot CommandsBoot System Boot System Table 6-1 MVME2500 Specific U-Boot Commands continuedBoot System 6.6 Updating U-BootTable 6-1 MVME2500 Specific U-Boot Commands continued 4. Erase 0x90000 bytes starting at SPI address 0 sf erase 0 Boot SystemMVME2500 Installation and Use 6806800L01H Boot System7.1 Overview 7.2 Reset ConfigurationTable 7-1 POR Configuration Settings Programming ModelProgramming Model Table 7-1 POR Configuration Settings continuedProgramming Model Table 7-1 POR Configuration Settings continuedmode either RTBI, RGMI operates using the RGMIIProgramming Model Table 7-1 POR Configuration Settings continuedTable 7-2 MVME2500 Interrupt List 7.3 Interrupt ControllerProgramming Model Table 7-4 PHY Types and MII Management Bus Address 7.4 I2C Bus Device Addressing7.5 Ethernet PHY Address Table 7-3 I2C Bus Device Addressing7.6.3 Quad UART 7.6 Other Software Considerations7.6.1 MRAM 7.6.2 Real Time ClockField Description 7.6.4 LBC Timing ParametersTable 7-5 LBC Timing Parameters Programming ModelTable 7-6 Clock Distribution 7.7 Clock DistributionProgramming Model Programming Model 7.7.1 System ClockTable 7-6 Clock Distribution continued Table 7-7 System Clock7.7.3 Local Bus Controller Clock Divisor 7.7.2 Real Time Clock InputProgramming Model Programming Model MVME2500 Installation and Use 6806800L01HAppendix A Replacing the BatteryA.1 Replacing the Battery Figure A-1 Battery LocationReplacing the Battery 2. Install the new battery with the plus sign + facing up Replacing the BatteryReplacement Procedure To replace the battery, proceed as follows 1. Remove the old batteryMVME2500 Installation and Use 6806800L01H Replacing the BatteryAppendix B B.1 Emerson Network Power - Embedded Computing DocumentsTable B-1 Emerson Network Power - Embedded Computing Publications Related DocumentationRelated Documentation B.3 Related SpecificationsTable B-3 Related Specifications B.2 Manufacturers’ DocumentsIEEE Standard for a Common Mezzanine Card CMC Family IEEE Std Table B-3 Related SpecificationsPCI-X Protocol Addendum to the PCI Local Bus Specification PCI-X PT Related DocumentationRelated Documentation MVME2500 Installation and Use 6806800L01HEMC Results pending testing Safety NotesSafety Notes InstallationOperation Safety Notes Cabling and ConnectorsSafety Notes BatterySicherheitshinweise Sicherheitshinweise BetriebSicherheitshinweise InstallationBeschädigung von Schaltkreisen Bei Fragen wenden Sie sich an Ihren Systemverwalter Kabel und SteckerBatterie SicherheitshinweiseSicherheitshinweise UmweltschutzSicherheitshinweise MVME2500 Installation and Use 6806800L01HIndex MVME2500 Installation and Use 6806800L01H IndexPage HOW TO REACH LITERATURE AND TECHNICAL SUPPORT