![](/images/new-backgrounds/1168396/168396257x1.webp)
Interface
At command issuance (I/O registers setting contents)
1F7H(CM) | X’99’ or X’E6’ |
|
| ||
1F6H(DH) | × | × | × | DV | xx |
|
|
|
|
|
|
1F5H(CH) | xx |
|
|
|
|
1F4H(CL) | xx |
|
|
|
|
1F3H(SN) | xx |
|
|
|
|
1F2H(SC) | xx |
|
|
|
|
1F1H(FR) | xx |
|
|
|
|
|
|
|
|
|
|
At command completion (I/O registers contents to be read)
1F7H(ST) | Status information |
|
| ||
|
|
|
|
|
|
1F6H(DH) | × | × | × | DV | xx |
|
|
|
|
|
|
1F5H(CH) | xx |
|
|
|
|
1F4H(CL) | xx |
|
|
|
|
1F3H(SN) | xx |
|
|
|
|
1F2H(SC) | xx |
|
|
|
|
1F1H(ER) | Error information |
|
| ||
|
|
|
|
|
|
(28) CHECK POWER MODE (X’98’ or X’E5’)
The host checks the power mode of the device with this command.
The host system can confirm the power save mode of the device by analyzing the contents of the Sector Count and Sector registers.
The device sets the BSY bit and sets the following register value. After that, the device clears the BSY bit and generates an interrupt.
| Power save mode | Sector Count register |
|
| |
• During moving to standby mode |
| |
• | Standby mode | X’00’ |
• During returning from the standby mode |
| |
|
|
|
• | Idle mode | X’FF’ |
|
|
|
• | Active mode | X’FF’ |
|
|
|