5.4 Command Protocol
f)When the command execution is completed, the device clears both BSY and DRQ bits and asserts the INTRQ signal. Then, the host reads the Status register.
g)The host resets the DMA channel.
Figure 5.7 shows the correct DMA data transfer protocol.
fg
d
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
d |
|
|
|
| f |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
e
d |
|
| f |
|
|
|
|
|
| e |
