5.3 Host Commands
At command issuance (I/O registers setting contents)
1F7H(CM) | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
1F6H(DH) | x | x | x | DV | xx |
|
|
|
|
|
|
|
|
|
|
|
|
1F5H(CH) | xx |
|
|
|
|
|
|
|
1F4H(CL) | xx |
|
|
|
|
|
|
|
1F3H(SN) | xx |
|
|
|
|
|
|
|
1F2H(SC) | xx |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
1F1H(FR) | 04 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
At command completion (I/O registers contents to be read)
1F7H(ST) | Status information |
|
|
1F6H(DH) | xx |
1F5H(CH) | xx |
1F4H(CL) | xx |
1F3H(SN) | xx |
1F2H(SC) | xx |
|
|
1F1H(ER) | Error information |
(17) READ NATIVE MAX ADDRESS (F8)
This command posts the maximum address intrinsic to the device, which can be set by the SET MAX ADDRESS command. Upon receipt of this command, the device sets the BSY bit and indicates the maximum address in the DH, CH, CL and SN registers. Then, it clears BSY and generates an interrupt.
At command issuance (I/O registers setting contents)
1F7H(CM) | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
1F6H(DH) | x | L | x | DV | xx |
|
|
|
|
|
|
|
|
|
|
|
|
1F5H(CH) | xx |
|
|
|
|
|
|
|
1F4H(CL) | xx |
|
|
|
|
|
|
|
1F3H(SN) | xx |
|
|
|
|
|
|
|
1F2H(SC) | xx |
|
|
|
|
|
|
|
1F1H(FR) | xx |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
