(4)Viterbi detection circuit

The sample hold waveform output from the adaptive equalizer circuit is sent to the Viterbi detection circuit. The Viterbi detection circuit demodulates data according to the survivor path sequence.

(5)Data separator circuit

The data separator circuit generates clocks in synchronization with the output of the adaptive equalizer circuit. To write data, the VFO circuit generates clocks in synchronization with the clock signals from a synthesizer.

(6)8/9 GCR decoder

This circuit converts the 9-bit read data into the 8-bit NRZ data.

4.6.4Time base generator circuit

The drive uses constant density recording to increase total capacity. This is different from the conventional method of recording data with a fixed data transfer rate at all data area. In the constant density recording method, data area is divided into zones by radius and the data transfer rate is set so that the recording density of the inner cylinder of each zone is nearly constant. The drive divides data area into 15 zones to set the data transfer rate. Table 4.3 describes the data transfer rate and recording density (BPI) of each zone.

4 - 14

C141-E034-02EN

Page 53
Image 53
Fujitsu MPA3035AT, MPA3043AT, MPA3052AT, MPA3026AT, MPA3017AT manual Time base generator circuit