Manuals / Fujitsu / Computer Equipment / Computer Drive

Fujitsu MPA3043AT STANDBY X96 or XE2, At command issuance I/O registers setting contents, 1F7 HCM

Models: MPA3017AT MPA3035AT MPA3026AT MPA3052AT MPA3043AT

1 176

Download 176 pages 49.61 Kb

Page 105

(24)STANDBY (X'96' or X'E2')

(24)STANDBY (X'96' or X'E2')

Upon receipt of this command, the device sets the BSY bit of the Status register and enters the standby mode. The device then clears the BSY bit and generates an interrupt. The device generates an interrupt even if the device has not fully entered the standby mode. If the device has already spun down, the spin-down sequence is not implemented.

If the contents of the Sector Count register is other than 0, the automatic power-down function is enabled and the timer starts countdown when the device returns to idle mode.

When the timer value reaches 0 (passed a specified time), the device enters the standby mode. If the contents of the Sector Count register is 0, the automatic power-down function is disabled.

Under the standby mode, the spindle motor is stopped. Thus, when the command involving a seek such as the READ SECTOR(s) command is received, the device processes the command after driving the spindle motor.

At command issuance (I/O registers setting contents)

1F7H(CM)					X'96' or X'E2'

1F6H(DH)	×	×	×		DV		xx

1F5H(CH)					xx
1F4H(CL)					xx
1F3H(SN)					xx
1F2H(SC)				Period of timer
1F1H(FR)					xx

At command completion (I/O registers contents to be read)

1F7H(ST)				Status information

1F6H(DH)	×	×	×		DV		xx

1F5H(CH)					xx
1F4H(CL)					xx
1F3H(SN)					xx
1F2H(SC)					xx
1F1H(ER)				Error information

(25)STANDBY IMMEDIATE (X'94' or X'E0')

Upon receipt of this command, the device sets the BSY bit of the Status register and enters the standby mode. The device then clears the BSY bit and generates an interrupt. This command does not support the automatic power-down sequence.

5 - 44

C141-E034-02EN

Image 105

Fujitsu MPA3043AT manual STANDBY X96 or XE2, At command issuance I/O registers setting contents, 1F7 HCM, 1F6 HDH, 1F5 HCH

Contents

MPA3017AT MPA3026AT MPA3035AT MPA3043AT MPA3052AT DISK DRIVES PRODUCT MANUALC141-E034-02EN REVISION RECORD Revised contentsEdition Date publishedINSTALLATION CONDITIONS DEVICE CONFIGURATIONPREFACE ChapterConventions for Alert Messages C141-E034-02EN LIABILITY EXCEPTIONCHAPTER CONTENTSCHAPTER CHAPTERCHAPTER CHAPTERHost Commands Command block registersCommand code and parameters Command descriptionsPower commands Power save modeData buffer configuration 6.3.1FIGURES WRITE SECTORS command protocol Protocol for command abortProtocol for the command execution without data transfer Host pausing an Ultra DMA data in burstTABLES 1.4 Environmental Specifications 1.5 Acoustic Noise 1.1 Features 1.2 Device Specifications 1.3 Power Requirements1.6 Shock and Vibration 1.7 Reliability 1.8 Error Rate 1.1 Features 1.1.1 Functions and performance1.1.3 Interface 1.1.2 Adaptability5 Error correction and retry by ECC 6 Write cacheC141-E034-02EN Table 1.1 Specifications 1.2 Device Specifications 1.2.1 Specifications summary1.3 Power Requirements 1.2.2 Model and product numberTable 1.2 Model names and product numbers Table 1.3 Current and power dissipation Figure 1.1 Current fluctuation Typ. at +5V when power is turned on Environmental specifications 1.4 Environmental SpecificationsTable 1.5 Acoustic noise specification 1.5 Acoustic NoiseTable 1.6 Shock and vibration specification 1.6 Shock and Vibration1.7 Reliability 1.9 Media Defects 1.8 Error Rate2.1 Device Configuration 2.2 System Configuration CHAPTER 2 DEVICE CONFIGURATION2.1 Device Configuration Figure 2.1 Disk drive outerviewMPA3017AT 1 disk MPA3026AT 2 disks MPA3035AT 2 disks 1 DiskMPA3043AT 3 disks MPA3052AT 3 disks 2 Head C141-E034-02ENFigure 2.2 Configuration of disk media heads 2.2 System Configuration 2.2.1 ATA interface Figure 2.3 1 drive system configuration2.2.2 1 drive connection 2.2.3 2 drives connection Figure 2.4 2 drives configurationHost HA Host adaptor AT bus Host interfaceCHAPTER 3 INSTALLATION CONDITIONS 3.1 Dimensions 3.2 Mounting 3.3 Cable Connections 3.4 Jumper Settings3.1 Dimensions C141-E034-02EN Figure 3.1 DimensionsFigure 3.2 Orientation 3.2 MountingFigure 3.3 Limitation of side-mounting Figure 3.4 Mounting frame structurecabinet Table 3.1 Surface temperature measurement points and standard values Figure 3.5 Surface temperature measurement pointsMounting screw hole Service areaFigure 3.7 Connector locations 3.3 Cable Connections 3.3.1 Device connector∙ Power supply connector CN1 ∙ ATA interface connector CN1 Power supply connector CN1 Mode Setting Pins ATA interface connectorTable 3.2 Cable connector specifications 3.3.2 Cable connector specifications3.3.3 Device connection Figure 3.8 Cable connectionsFigure 3.9 Power supply connector pins CN1 3.4 Jumper Settings 3.3.4 Power supply connector CN13.4.1 Location of setting jumpers Figure 3.10 Jumper location3.4.2 Factory default setting Figure 3.11 Factory default setting 3.4.3 Jumper configurationFigure 3.12 Jumper setting of master or slave device Figure 3.13 Jumper setting of Cable Select Figure 3.14 Example 1 of Cable SelectFigure 3.15 Example 2 of Cable Select a Default mode 3 Special setting 1 SP1Master Device Slave Device4.4 Power-on sequence 4.5 Self-calibration 4.6 Read/Write circuit 4.1 Outline 4.2 Subassemblies 4.3 Circuit ConfigurationCHAPTER 4 THEORY OF DEVICE OPERATION 4.7 Servo ControlFigure 4.1 Head structure 4.2.2 Head4.2.3 Spindle 4.2.4 Actuator4.2.5 Air filter 4.3 Circuit Configuration C141-E034-02EN Figure 4.2 MPA30xxAT Block diagram4.4 Power-on Sequence Figure 4.3 Power-on operation sequence 4.5 Self-calibration 4.5.1 Self-calibration contents4.5.3 Command processing during self-calibration Table 4.1 Self-calibration execution timechart4.6.1 Read/write preamplifier PreAMP 4.6 Read/write Circuit4.6.2 Write circuit Table 4.2 Write precompensation algorithmC141-E034-02EN Figure 4.4 Read/write circuit block diagram4.6.3 Read circuit Figure 4.5 Frequency characteristic of programmable filterC141-E034-02EN Figure 4.6 PR4 signal transfer4.6.4 Time base generator circuit 4.7 Servo Control Table 4.3 Write clock frequency and transfer rate of each zone4.7.1 Servo control circuit Figure 4.7 Block diagram of servo control circuitc. Seek to specified cylinder Figure 4.8 Physical sector servo configuration on disk surfaceDrives the VCM to position the head to the specified cylinder d. Calibration2 Servo burst capture circuit 5 Power amplifier3 A/D converter ADC 4 D/A converter DAC4.7.2 Data-surface servo format 4.7.3 Servo frame formatFigure 4.9 Servo frame format 4.7.4 Actuator motor control 4.7.5 Spindle motor control 2 Acceleration mode 3 Stable rotation modeC141-E034-02EN 5.4 Command Protocol 5.5 Ultra DMA Feature Set 5.6 Timing 5.1 Physical Interface 5.2 Logical Interface 5.3 Host CommandsCHAPTER INTERFACEFigure 5.1 Interface signals 5.1 Physical Interface 5.1.1 Interface signalsTable 5.1 Signal assignment on the interface connector 5.1.2 Signal assignment on the connectorsignal This signal is used for DMA transfer between the host system and the 5.2.1 I/O registers 5.2 Logical InterfaceI/O registers 5.2.2 Command block registers X03 Data Buffer Compare Error X05 ROM Sum Check Error Diagnostic code X01 No Error Detected X02 HDC Register Compare Error3 Features register X1F1 X80 Device 1 slave device Failed6 Cylinder Low register X1F4 DRDY 9 Status register X1F7CORR C141-E034-02EN10 Command register X1F7 AlwaysC141-E034-02EN 5.2.3 Control block registers 5.3 Host CommandsTable 5.3 Command code and parameters 1 of 5.3.1 Command code and parametersTable 5.3 Command code and parameters 2 of Transfer sector count 5.3.2 Command descriptions1 READ SECTORS X20 or At command issuance I/O registers setting contents1F7 HCM 1F6 HDHError information At command completion I/O registers contents to be read1F7 HST Status informationFigure 5.2 Execution example of READ MULTIPLE command At command issuance I/O registers setting contents ∙ The data transfer starts at the timing of DMARQ signal assertion3 READ DMA XC8 or XC9 In LBA modeError information At command completion I/O registers contents to be readAt command issuance I/O registers setting contents 1F7 HSTError information At command completion I/O registers contents to be readAt command issuance I/O registers setting contents 1F7 HSTError information At command completion I/O registers contents to be read1F7 HST Status informationAt command completion I/O registers contents to be read At command issuance I/O registers setting contentsError information ∙ The data transfer starts at the timing of DMARQ signal assertionAt command completion I/O registers contents to be read At command issuance I/O registers setting contentsError information 1 Single word DMA transfer modeAt command completion I/O registers contents to be read At command issuance I/O registers setting contentsError information This command can be issued in the LBA modeError information At command completion I/O registers contents to be readAt command issuance I/O registers setting contents At command completion I/O registers contents to be readAt command completion I/O registers contents to be read At command issuance I/O registers setting contentsError Information 11 INITIALIZE DEVICE PARAMETERSAt command completion I/O registers contents to be read At command issuance I/O registers setting contentsError information 1F7HCMC141-E034-02EN Table 5.4 Information to be read by IDENTIFY DEVICE command 1 ofTable 5.4 Information to be read by IDENTIFY DEVICE command 2 of Table 5.4 Information to be read by IDENTIFY DEVICE command 3 of At command completion I/O registers contents to be read At command issuance I/O registers setting contentsError information 14 SET FEATURES XEFX‘AA’ Table 5.5 Features register values and settable modes00000 PIO default transfer modeX‘00’ PIO flow control transfer modeAt command completion I/O registers contents to be read At command issuance I/O registers setting contentsError information 1F7HCMTable 5.6 Diagnostic code At command completion I/O registers contents to be read At command issuance I/O registers setting contentsDiagnostic code The READ LONG command supports only single sector operationAt command completion I/O registers contents to be read At command issuance I/O registers setting contentsError information This command is operated under the following conditionsAt command completion I/O registers contents to be read At command issuance I/O registers setting contentsError information At command issuance I/O registers setting contentsError information At command completion I/O registers contents to be readAt command issuance I/O registers setting contents At command completion I/O registers contents to be readDisable of timer Point of timerAt command issuance I/O registers setting contents Period of timerError information At command completion I/O registers contents to be readAt command issuance I/O registers setting contents At command completion I/O registers contents to be readPeriod of timer At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read Error informationAt command completion I/O registers contents to be read At command issuance I/O registers setting contentsError information This command is the only way to make the device enter the sleep modeError information At command completion I/O registers contents to be read27 CHECK POWER MODE X98 or XE5 The host checks the power mode of the device with this commandAt command completion I/O registers contents to be read At command issuance I/O registers setting contentsError information 1F7 HCMFeatures Resister Table 5.7 Features Register values subcommands and functionsSubcommand At command issuance I-O registers setting contentsAt command completion I-O registers setting contents Error informationTable 5.8 Format of device attribute value data Format of insurance failure threshold value data Number of power-on-power-off times Power-on timeWrite error rate ∙ Attribute ID The attribute ID is defined as follows∙ Failure prediction capability flag ∙ Raw attribute value Raw attributes data is retainedBits 2 to 15 Reserved bits ∙ Check sum ∙ Insurance failure thresholdTable 5.10 Command code and parameters 5.3.3 Error postingINDF ABRT5.4.1 Data transferring commands from device to host 5.4 Command ProtocolFigure 5.3 Read Sectors command protocol 5.4.2 Data transferring commands from host to device Figure 5.4 Protocol for command abortFigure 5.5 WRITE SECTORS command protocol Figure 5.6 Protocol for the command execution without data transfer 5.4.3 Commands without data transfer5.4.5 DMA data transfer commands 5.4.4 Other commandsFigure 5.7 Normal DMA data transfer 5.5 Ultra DMA feature set 5.5.1 Overview 5.5.2 Phases of operation 5.5.3 Ultra DMA data in commands5.5.3.1 Initiating an Ultra DMA data in burst 5.5.3.2 The data in transfer 5.5.3.3 Pausing an Ultra DMA data in burst5.5.3.4 Terminating an Ultra DMA data in burst C141-E034-02EN b Host terminating an Ultra DMA data in burst5.5.4.1 Initiating an Ultra DMA data out burst 5.5.4 Ultra DMA data out commands5.5.4.2 The data out transfer 5.5.4.3 Pausing an Ultra DMA data out burst5.5.4.4 Terminating an Ultra DMA data out burst C141-E034-02EN b Device terminating an Ultra DMA data out burst5.5.5 Ultra DMA CRC rules 5.5.6 Series termination required for Ultra DMA Table 5.11 Recommended series termination for Ultra DMAFigure 5.8 Ultra DMA termination with pull-up or pull-down C141-E034-02EN 5.6 Timing 5.6.1 PIO data transferFigure 5.9 PIO data transfer timing Figure 5.10 Single word DMA data transfer timing 5.6.2 Single word DMA data transferFigure 5.11 Multiword DMA data transfer timing mode 5.6.3 Multiword data transfer5.6.4 Ultra DMA data transfer 5.6.4.1 Initiating an Ultra DMA data in burstFigure 5.12 Initiating an Ultra DMA data in burst Table 5.12 Ultra DMA data burst timing requirements 5.6.4.2 Ultra DMA data burst timing requirementstIORDYZ tZIORDYtACK Figure 5.13 Sustained Ultra DMA data in burst 5.6.4.3 Sustained Ultra DMA data in burstFigure 5.14 Host pausing an Ultra DMA data in burst 5.6.4.4 Host pausing an Ultra DMA data in burstFigure 5.15 Device terminating an Ultra DMA data in burst 5.6.4.5 Device terminating an Ultra DMA data in burstFigure 5.16 Host terminating an Ultra DMA data in burst 5.6.4.6 Host terminating an Ultra DMA data in burstFigure 5.17 Initiating an Ultra DMA data out burst 5.6.4.7 Initiating an Ultra DMA data out burstFigure 5.18 Sustained Ultra DMA data out burst 5.6.4.8 Sustained Ultra DMA data out burstFigure 5.19 Device pausing an Ultra DMA data out burst 5.6.4.9 Device pausing an Ultra DMA data out burstFigure 5.20 Host terminating an Ultra DMA data out burst 5.6.4.10 Host terminating an Ultra DMA data out burstFigure 5.21 Device terminating an Ultra DMA data out burst 5.6.4.11 Device terminating an Ultra DMA data in burstFigure 5.22 Power-on Reset Timing 5.6.5 Power-on and reset6.3 Power Save 6.4 Defect Management 6.5 Read-Ahead Cache 6.1 Device Response to the Reset 6.2 Address Translation6.6 Write Cache 6.1 Device Response to the Reset OPERATIONSFigure 6.1 Response to power-on 6.1.1 Response to power-onFigure 6.2 Response to hardware reset 6.1.2 Response to hardware reset6.1.3 Response to software reset Figure 6.3 Response to software resetMaster device Figure 6.4 Response to diagnostic command 6.1.4 Response to diagnostic command6.2.1 Default parameters Default parameters6.2 Address Translation Figure 6.5 Address translation example in CHS mode 6.2.2 Logical address6.3.1 Power save mode Figure 6.6 Address translation example in LBA mode 6.3 Power Save∙ A command other than power commands is issued ∙ Power-on sequence is completed∙ Reset hardware or software 2 Idle mode ∙ After completion of power-on sequence6.4 Defect Management 6.3.2 Power commands6.4.2 Alternating defective sectors 6.4.1 Spare areaFigure 6.7 Sector slip processing DefectiveFigure 6.8 Alternate cylinder assignment 6.5.1 Data buffer configuration Figure 6.9 Data buffer configuration6.5 Read-Ahead Cache 6.5.2 Caching operation 6.5.3 Usage of read segment Cache enabled data 4 Following shows the cache enabled data for next read commandHAP Segment only for read DAP Stores the read-requested data upto this point3 Sequential read a. Sequential command just after non-sequential commandMis-hit data Empty dataHAP Completion of transferring requested data HAP Read-ahead data DAP Last LBA Start LBA b. Sequential hitRead-ahead data Hit dataHAP Read-ahead data DAP c. Non-sequential read command just after sequential read command4 Finally, the cache data in the buffer is as follows Read-ahead data Start LBADAP Last position at previous read command Last position at previous read command3 The cache data for next read command is as follows Cache data HAP set to hit position for data transferPartially hit data DAP stopped 3 The cache data for next read command is as followsLack data Requested data to be transferred6.6 Write Cache When the write cache function is enabled, the transferred data from the host by the WRITE SECTORS is not completely written on the disk medium at the time that the interrupt of command complete is generated. When the unrecoverable error occurs during the write operation, the command execution is stopped. Then, when the drive receives the next command, it generates an interrupt of abnormal end. However an interrupt of abnormal end is not generated when a write automatic assignment succeeds. However, since the host may issue several write commands before the drive generates an interrupt of abnormal end, the host cannot recognize that the occurred error is for which command generally. Therefore, it is very hard to retry the unrecoverable write error for the host in the write cache operation generally. So, take care to use the write cache function Page 61-2-411-8603 Reader Comment Form FUJITSU LIMITED