Intel 8051 manual · t1

- ~-~,-~-------=----c---:

8051 Architectural Specification and Functional Description

· t1:

r--

~~~Ui'.r

I

I ~

ri PARITY,

I

-

I/t--

Q

Ip

lr

I~

a:

CY I AC I FO I RS11RSOI OV I

w

0

A

U

w

Q

B

ROTATE CONTROLP

'"

a:

IPC

w

INTERRUP

w

'"a:

-

Q

Q

CONTROL r-

0

Q

IEC

u

<:(

w

a:

SERIAL

Q

~ ...

SBUF

w

I---

'"

'"

PORT

a:

-V aw

w

SCON

Q

a:

Q

z

TH1

<:(

>-

0

a:

i=

TL1

0

U

:I

z

THO

w

...

:I

:l

...

TLO

TIMER

:I

<:(

CONTROL f4

<:(

U

a:

w

Cl

Q.

TMOD

0

'"

a:

Q.

TCON

DPH

I'\,

DPL

V

~

'\.7

SP

~

Q

128·8

PROGRAM CONTROL

---

V

a:

w

0

RAM

PCH

U

w

f-------------

PCL

Q

REGISTER BANK 3

:) '"a: f-------------

w

Q

REGISTER BANK 2

~

f------------REGISTER BANK 1

i

CONTROL

:I

f-------------

PLA

<:(

a:

REGISTER BANK 0

DRIVERS

CONTROL

ENGINE

Iv

~~

INSTRUCTION

VL

DECODER

~"r

'"

~

/~

'"'';.

•

~L

CIRCUITRY

q

~

,/,

J~

rr

l},

t

+

&

osc

TIMING

I

I

I

I

I

1

r

x

X

E

A

P

D

PORTO0

T

T

A

L

S

A

A

/

E

E

PORT 3

PORT2

L

L

V

/

N

PORT 1

D

D

1

2

D

P

D

R

o

G

4K ·8 NONE (8031) ROM (8051V EPROM (87511

DRIVERS

~~

I

~

17- ~

R V V

S C S

T C S

/

V

P

D

Figure 2.11. 8051 Family Functional Block Diagram

AFN-01488A-14

10