Hex Offset, Register | Lantronix DSTni-EX specification

Hex Offset	Register
30	RxMessage: ID, ID28-13
32	ID12-00
34	RxMessage: Data, D55-48, D63-56
36	D39-32, D47-40
38	D23-16, D31-24
3A	D07-00, D15-08
3C	RxMessage: RTR, IDE, DLC_3-0,AFI_2-0
3E	RxMessage: Control Flags, Fifo_Lvl_2-0, MsgAval
40	Transmitter and Receive Error Counter
42	Error Status
44	Message Level Threshold
46	Interrupts Flags
48	Interrupt Enable Register
4A	CAN mode, Loop_Back, Passive, Run
4C	CAN Bit Rate Div., cfg_bitrate_10-0
4E	CAN tsegs
50	Acceptance Filter Enable Register, AFE_2-0
52	Acceptance Mask Register 0 (AMR0), ID28-13
54	ID12-00, IDE, RTR
56	D55-48, D63-56
58	Acceptance Code Register 0 (ACR0), ID28-13
5A	ID12-00, IDE, RTR
5C	D55-48, D63-56
5E	Acceptance Mask Register 1 (AMR1), ID28-13
60	ID12-00, IDE, RTR
62	D55-48, D63-56
64	Acceptance Code Register 1 (ACR1), ID28-13
66	ID12-00, IDE, RTR
68	D55-48, D63-56
6A	Acceptance Mask Register 2 (AMR2), ID28-13
6C	ID12-00, IDE, RTR
6E	D55-48, D63-56
70	Acceptance Code Register 2 (ACR2), ID28-13
72	ID12-00, IDE, RTR
74	D55-48, D63-56
76	Arbitration Lost Capture Register (ALCR)
78	Error Capture Register (ECR)

59

Image 67

Lantronix DSTni-EX manual Hex Offset, Register

Contents

Section Five DSTni-EX User GuidePage Master Distributor Copyright & TrademarkLantronix Technical Support Warranty 3 I2C Controller Contents1 About This User Guide 2 SPI Controller 5 CAN Controllers List of Tables Table 3-17. Clock Control Register List of Figures 1 About This User Guide Notes Notes are information requiring attention Intended AudienceConventions Navigating Online Organization DSTni SPI Controller 2 SPI ControllerTheory of Operation SPI Background Table 2-1. SPI Controller Register Summary SPI Controller Register Summary Table 2-2. SPIDATA Register SPI Controller Register DefinitionsSPIDATA Register RESET Wire-O CTL RegisterInterrupt Request Enable Phase Select Interrupt Request SPISTAT RegisterTable 2-6. SPISTAT Register Table 2-7. SPISTAT Register Definitions Table 2-8. SPISSEL Register SPISSEL RegisterTable 2-10. BCNT Bit Settings SelectO Signal Table 2-12. DVDCNTRLO Register Definitions DVDCNTRLO RegisterDVDCNTRHI Table 2-11. DVDCNTRLO Register 3 I2C Controller Features I2C Background Block DiagramFigure 3-1. DSTni I2C Controller Block Diagram Operating Modes I2C ControllerMaster Transmit Mode Microprocessor Response Table 3-1. Master Transmit Status CodesCode I2C State Table 3-2. Codes After Servicing Interrupts Master Transmit Servicing the Interrupt Master Receive Mode Transmitting Each Data ByteTable 3-3. Status Codes After Each Data Byte Transmits All Bytes Transmit Completely Table 3-4. Master Receive Status Codes Table 3-5. Codes After Servicing Interrupt Master Receive Table 3-6. Codes After Receiving Each Data Byte Receiving Each Data ByteSlave Transmit Mode Slave Receive Mode Bus Arbitration Bus Clock ConsiderationsBus Clock Speed Clock Synchronization Table 3-7. I 2C Controller Register Summary Programmer’s ReferenceI2C Controller Register Summary Resetting the I2C Controller Table 3-8. Slave Address Register I2C Controller Register DefinitionsSlave Address Register General Call Address Enable Table 3-10. Data Register Data Register Extended Slave Address Control RegisterTable 3-12. Control Register Table 3-13. Control Register Definitions Table 3-14. Status Register Status Register Table 3-16. Status Codes Table 3-15. Status Register DefinitionsStatus Code Table 3-17. Clock Control Register Clock Control RegisterTable 3-18. Clock Control Register Definitions Table 3-22. Software Reset Register Definitions Software Reset RegisterExtended Slave Address Register Table 3-21. Software Reset Register 4 USB Controller Serial Interface Engine USB BackgroundUSB Interrupt USB Core Buffer Descriptor Table USB Hardware/Software InterfaceDigital Phase Lock Loop Logic Microprocessor Interface Rx vs. Tx as a Target Device or Host Figure 4-1. Buffer Descriptor Table Table 4-3. 16-Bit USB Address Definitions Table 4-1. USB Data DirectionAddressing BDT Entries Table 4-2. 16-Bit USB Address Table 4-5. USB Buffer Descriptor Format Table 4-4. BDT Data Used by USB Controller and MicroprocessorUSB Controller Determines… Microprocessor Determines… USB Ownership Table 4-6. USB Buffer Descriptor Format DefinitionsBD Owner DATA0/1 Transmit or Receive Figure 4-2. USB Token Transaction USB Transaction Table 4-7. USB Register Summary USB Register SummaryDedicated to host mode Table 4-9. 16- Interrupt Status Register Definitions USB Register DefinitionsInterrupt Status Register Table 4-8. Interrupt Status Register USB Reset Enable/Disable USBRST InterruptSleep Timer Error Condition Table 4-10. Error Interrupt Status Register Error RegisterTable 4-11. 16- Error Interrupt Status Register Definitions PID check field failed Error interrupt with two functionsData Field Received Not 8 Bits CRC16 Failure Table 4-13. Status Register Definitions Live USB Differential Receiver JSTATE SignalLive USB Single Ended Zero Signal Table 4-12. Status Register BDT PDD Reset USB Reset SignalHost Mode Enable valid for host mode only Resume Signaling Table 4-14. Address Register Address RegisterTable 4-15. 16- Address Register Definitions Frame Number Frame Number RegistersTable 4-16. Frame Number Register Table 4-17. Frame Number Register Definitions Token Register Table 4-20. Valid PID Tokens Endpoint for Token CommandTable 4-18. Token Register Table 4-19. Token Register Definitions Table 4-22. Endpoint Control Register Definitions Endpoint Control RegistersEndpoint Enable Table 4-21. Endpoint Control Registers Table 4-23. Endpoint Control Register Definitions Host Mode Operation Figure 3. Enable Host Mode and Configure a Target Device Sample Host Mode Operations Figure 4. Full-Speed Bulk Data Transfers to a Target Device Figure 4-5. Pull-up/Pull-down USB USB Pull-up/Pull-down Resistors Clock CLK USB Interface SignalsUSB Output Enable HOST Mode Enable 5 CAN Controllers CANBUS Background Arbitration and Error CheckingData Exchanges and Communication Table 5-1. Bit Rates for Different Cable Lengths CANBUS Speed and Length Register CAN Register SummariesRegister Summary Hex Offset Register Table 5-4. Detailed CAN Register Map Detailed CAN Register Map Hex Offset Acceptance Filter Enable Register Register Sending a Message CAN Register DefinitionsTX Message Registers Figure 5-1. TX Message Routing Table 5-7. TxMessage0Data Tx Message RegistersTable 5-5. TxMessage0ID28 Table 5-6. TxMessage0ID12 Message Data Table 5-12. TxMessage0Ctrl FlagsTable 5-13. TxMessage0 Register Definitions Message Identifier for Both Standard and Extended Messages Figure 5-2. RX Message Routing RX Message Registers Table 5-16. RxMessageID12 Rx Message RegistersTable 5-14. RxMessageID28 Table 5-15. Rx Message ID28 Register Definitions Table 5-23. Rx Message Data 23 Register Definitions Table 5-20. Rx Message DataTable 5-21. Rx Message Data 39 Register Definitions Table 5-22. Rx Message Data Table 5-29. Rx Message Msg Flags Register Definitions Table 5-26. RxMessage RTRTable 5-27. Rx Message RTR Register Definitions Table 5-28. Rx Message Msg Flags Table 5-32. Error Status Error Count and Status RegistersTable 5-30. Tx/Rx Error Count Table 5-31. Tx\Rx Error Count Register Definitions txlevel10 Table 5-34. Tx/Rx Message Level RegisterTable 5-35. Tx/Rx Message Level Register Definitions rxlevel10 Format Error Interrupt FlagsNote The reset value of this register’s bits is indeterminate CRC Error Bus Off State − int2n group error interrupts Interrupt Enable RegistersTable 5-38. Interrupt Enable Registers Table 5-39. Interrupt Enable Register Definitions Overload Condition − int3n group diagnostic interrupts CAN Operating ModeTable 5-40. Interrupt Enable Registers Table 5-41. Interrupt Enable Register Definitions Table 5-42. Bit Rate Divisor Register CAN Configuration RegistersConfiguration Bit Rate Figure 5-3. CAN Operating Mode Cfgsjw Table 5-44. Configuration RegisterTable 5-45. Configuration Register Definitions Overwrite Last Message time quanta TQ Bit Timetseg1 + tseg2 + Table 5-48. Acceptance Mask 0 Register Acceptance Filter and Acceptance Code MaskTable 5-46. Acceptance Filter Enable Register Table 5-47. Acceptance Filter Enable Register Definitions D5556 Table 5-50. Acceptance Mask Register IDTable 5-51. Acceptance Mask Register ID12 Definitions Table 5-52. Acceptance Mask Register Data Table 5-57. Acceptance Mask Register ID12 Definitions Table 5-54. Acceptance Code RegisterTable 5-55. Acceptance Code Register Definitions Table 5-56. Acceptance Mask Register ID12 Table 5-61. Arbitration Lost Capture Register Definitions CANbus AnalysisArbitration Lost Capture Register Table 5-60. Arbitration Lost Capture Register Errorcode Error Capture RegisterTable 5-62. Error Capture Register Table 5-63. Error Capture Register Definitions Stuff Bit Inserted Table 5-65. Error Capture Register DefinitionsFrame Reference Register Table 5-64. Frame Reference Register Figure 5-5. CAN Bus Interface CAN Bus InterfaceInterface Connections Figure 5-6. CAN Connector +24V Figure 5-7. Power for CAN+5CAN GNDCAN 0.01uf Figure 5-8. CAN Transceiver and Isolation Circuits