Manuals / Lantronix / Computer Equipment / Computer Hardware

Lantronix DSTni-EX manual Error Register, 10. Error Interrupt Status Register

Models: DSTni-EX

1 95

Download 95 pages 56.41 Kb

Page 49

Error Register

The Error register contains bits for each of the error sources in the USB. Each of these bits is qualified with its respective error enable bits. The result is OR’ed together and sent to the ERROR bit of the Interrupt Status register. Once an interrupt bit has been set it may only be cleared by writing a one to the respective interrupt bit. Each bit is set as soon as the error condition is detected. Therefore, the interrupt typically will not correspond with the end of a token being processed. The Error register contains enable bits for each of the error interrupt sources within the USB. Setting any of these bits enables the respective error interrupt source in the ERROR register. This register contains the hex value 0000 after a reset (all errors disabled).

Table 4-10. Error Interrupt Status Register

BIT

15

14

13

12

11

10

9

8

7

6

5

4

3

2

1

0

OFFSET

02h

FIELD

Error Mask

Error Status

BITSERR

///

DMAERR

BTOERR

DFN8

CRC16

CRC5EOF

PIDERR

BITSERR

///

DMAERR

BTOERR

DFN8

CRC16

CRC5EOF

PIDERR

RESET

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

RW

R

R

R

R

R

R

R

R

R

R

R

R

R

R

R

R

W

W

W

W

W

W

W

W

W

W

W

W

W

W

W

W

Table 4-11. 16- Error Interrupt Status Register Definitions

Bits	Field Name	Description
15	BITSERR	Enable/Disable BITSERR Interrupt
		1	= enable the BITSERR interrupt.
		0	= disable the BITSERR interrupt (default).
14	///	Reserved
13	DMAERR	Enable/Disable DMAERR Interrupt
		1	= enable the DMAERR interrupt.
		0	= disable the DMAERR interrupt (default).
12	BTOERR	Enable/Disable BTOERR Interrupt
		1	= enable the BTOERR interrupt.
		0	= disable the BTOERR interrupt (default).
11	DFN8	Enable/Disable DFN8 Interrupt
		1	= enable the DFN8 interrupt.
		0	= disable the DFN8 interrupt (default).
10	CRC16	Enable/Disable CRC16 Interrupt
		1	= enable the CRC16 interrupt.
		0	= disable the CRC16 interrupt (default).
9	CRC5\EOF	Enable/Disable CRC5/EOF Interrupt
		1	= enable the CRC5/EOF interrupt.
		0	= disable the CRC5/EOF interrupt (default).
8	PID_ERR	Enable/Disable PID_ERR Interrupt
		1	= enable the PID_ERR interrupt.
		0	= disable the PID_ERR interrupt (default).
7	BITSERR	Bit Stuff Error
		1	= a bit stuff error has been detected. If this bit is set, the corresponding packet
		will be rejected due to a bit stuff error.
		0	= a bit stuff error has not been detected (default).
6	///	Reserved

41

Image 49

Lantronix DSTni-EX manual Error Register, 10. Error Interrupt Status Register

Contents

Section Five DSTni-EX User GuidePage Lantronix Copyright & TrademarkTechnical Support Master DistributorWarranty 1 About This User Guide Contents2 SPI Controller 3 I2C Controller5 CAN Controllers List of TablesTable 3-17. Clock Control Register List of Figures 1 About This User Guide Conventions Intended AudienceNavigating Online Notes Notes are information requiring attentionOrganization Theory of Operation 2 SPI ControllerSPI Background DSTni SPI ControllerTable 2-1. SPI Controller Register Summary SPI Controller Register SummarySPIDATA Register SPI Controller Register DefinitionsRESET Table 2-2. SPIDATA RegisterRESET CTL RegisterInterrupt Request Enable Phase SelectRESET SPISTAT RegisterTable 2-6. SPISTAT Register Table 2-7. SPISTAT Register DefinitionsTable 2-10. BCNT Bit Settings SPISSEL RegisterRESET SelectO SignalDVDCNTRHI DVDCNTRLO RegisterRESET RESET3 I2C Controller FeaturesI2C Background Block DiagramFigure 3-1. DSTni I2C Controller Block Diagram Theory of OperationOperating Modes I2C ControllerMaster Transmit Mode Code Table 3-1. Master Transmit Status CodesI2C State Microprocessor ResponseTable 3-2. Codes After Servicing Interrupts Master Transmit Servicing the InterruptTable 3-3. Status Codes After Each Data Byte Transmits Transmitting Each Data ByteAll Bytes Transmit Completely Master Receive ModeCode Table 3-4. Master Receive Status CodesI 2C State Microprocessor ResponseTable 3-5. Codes After Servicing Interrupt Master Receive Servicing the InterruptTable 3-6. Codes After Receiving Each Data Byte Receiving Each Data ByteSlave Transmit Mode Slave Receive Mode Bus Clock Speed Bus Clock ConsiderationsClock Synchronization Bus ArbitrationI2C Controller Register Summary Programmer’s ReferenceResetting the I2C Controller Table 3-7. I 2C Controller Register SummarySlave Address Register I2C Controller Register DefinitionsRESET General Call Address EnableTable 3-10. Data Register Data RegisterTable 3-12. Control Register Control RegisterTable 3-13. Control Register Definitions Extended Slave AddressTable 3-14. Status Register Status RegisterBits Table 3-15. Status Register DefinitionsField Name DescriptionTable 3-17. Clock Control Register Clock Control RegisterTable 3-18. Clock Control Register Definitions Extended Slave Address Register Software Reset RegisterTable 3-21. Software Reset Register Table 3-22. Software Reset Register DefinitionsFeatures 4 USB ControllerUSB Interrupt USB BackgroundUSB Core Theory of OperationDigital Phase Lock Loop Logic USB Hardware/Software InterfaceMicroprocessor Interface Buffer Descriptor TableRx vs. Tx as a Target Device or Host Figure 4-1. Buffer Descriptor TableAddressing BDT Entries Table 4-1. USB Data DirectionTable 4-2. 16-Bit USB Address Table 4-3. 16-Bit USB Address DefinitionsUSB Controller Determines… Table 4-4. BDT Data Used by USB Controller and MicroprocessorMicroprocessor Determines… Table 4-5. USB Buffer Descriptor FormatBD Owner Table 4-6. USB Buffer Descriptor Format DefinitionsDATA0/1 Transmit or Receive USB OwnershipFigure 4-2. USB Token Transaction USB TransactionTable 4-7. USB Register Summary USB Register SummaryDedicated to host mode Interrupt Status Register USB Register DefinitionsTable 4-8. Interrupt Status Register Table 4-9. 16- Interrupt Status Register DefinitionsSleep Timer Enable/Disable USBRST InterruptError Condition USB ResetTable 4-10. Error Interrupt Status Register Error RegisterTable 4-11. 16- Error Interrupt Status Register Definitions Data Field Received Not 8 Bits Error interrupt with two functionsCRC16 Failure PID check field failedLive USB Single Ended Zero Signal Live USB Differential Receiver JSTATE SignalStatus Register Table 4-12. Status RegisterHost Mode Enable valid for host mode only USB Reset SignalResume Signaling BDT PDD ResetTable 4-14. Address Register Address RegisterTable 4-15. 16- Address Register Definitions RESET Frame Number RegistersTable 4-16. Frame Number Register Table 4-17. Frame Number Register DefinitionsToken Register Endpoint for Token Command RESETTable 4-18. Token Register Table 4-19. Token Register DefinitionsEndpoint Enable Endpoint Control RegistersTable 4-21. Endpoint Control Registers Table 4-22. Endpoint Control Register DefinitionsTable 4-23. Endpoint Control Register Definitions Host Mode OperationFigure 3. Enable Host Mode and Configure a Target Device Sample Host Mode OperationsFigure 4. Full-Speed Bulk Data Transfers to a Target Device Figure 4-5. Pull-up/Pull-down USB USB Pull-up/Pull-down ResistorsUSB Output Enable USB Interface SignalsHOST Mode Enable Clock CLK5 CAN Controllers CANBUS Background Arbitration and Error CheckingData Exchanges and Communication Features CANBUS Speed and LengthTable 5-1. Bit Rates for Different Cable Lengths Register Summary CAN Register SummariesHex Offset RegisterRegister Hex OffsetTable 5-4. Detailed CAN Register Map Detailed CAN Register MapHex Offset Acceptance Filter Enable RegisterRegister TX Message Registers CAN Register DefinitionsFigure 5-1. TX Message Routing Sending a MessageTable 5-5. TxMessage0ID28 Tx Message RegistersTable 5-6. TxMessage0ID12 Table 5-7. TxMessage0DataTable 5-13. TxMessage0 Register Definitions Table 5-12. TxMessage0Ctrl FlagsMessage Identifier for Both Standard and Extended Messages Message DataFigure 5-2. RX Message Routing RX Message RegistersTable 5-14. RxMessageID28 Rx Message RegistersTable 5-15. Rx Message ID28 Register Definitions Table 5-16. RxMessageID12Table 5-21. Rx Message Data 39 Register Definitions Table 5-20. Rx Message DataTable 5-22. Rx Message Data Table 5-23. Rx Message Data 23 Register DefinitionsTable 5-27. Rx Message RTR Register Definitions Table 5-26. RxMessage RTRTable 5-28. Rx Message Msg Flags Table 5-29. Rx Message Msg Flags Register DefinitionsTable 5-30. Tx/Rx Error Count Error Count and Status RegistersTable 5-31. Tx\Rx Error Count Register Definitions Table 5-32. Error StatusTable 5-35. Tx/Rx Message Level Register Definitions Table 5-34. Tx/Rx Message Level RegisterReserved rxlevel10Note The reset value of this register’s bits is indeterminate Interrupt FlagsCRC Error Format ErrorTable 5-38. Interrupt Enable Registers Interrupt Enable RegistersTable 5-39. Interrupt Enable Register Definitions Bus Off State − int2n group error interruptsTable 5-40. Interrupt Enable Registers CAN Operating ModeTable 5-41. Interrupt Enable Register Definitions Overload Condition − int3n group diagnostic interruptsConfiguration Bit Rate CAN Configuration RegistersFigure 5-3. CAN Operating Mode Table 5-42. Bit Rate Divisor RegisterTable 5-45. Configuration Register Definitions Table 5-44. Configuration RegisterOverwrite Last Message Cfgsjwtseg1 + Bit Timetseg2 + time quanta TQTable 5-46. Acceptance Filter Enable Register Acceptance Filter and Acceptance Code MaskTable 5-47. Acceptance Filter Enable Register Definitions Table 5-48. Acceptance Mask 0 RegisterTable 5-51. Acceptance Mask Register ID12 Definitions Table 5-50. Acceptance Mask Register IDTable 5-52. Acceptance Mask Register Data Message DataTable 5-55. Acceptance Code Register Definitions Table 5-54. Acceptance Code RegisterTable 5-56. Acceptance Mask Register ID12 Table 5-57. Acceptance Mask Register ID12 DefinitionsArbitration Lost Capture Register CANbus AnalysisTable 5-60. Arbitration Lost Capture Register Table 5-61. Arbitration Lost Capture Register DefinitionsTable 5-62. Error Capture Register Error Capture RegisterTable 5-63. Error Capture Register Definitions ErrorcodeTable 5-65. Error Capture Register Definitions Note The reset value of this register’s bits is indeterminateFrame Reference Register Table 5-64. Frame Reference RegisterInterface Connections CAN Bus InterfaceFigure 5-6. CAN Connector Figure 5-5. CAN Bus Interface+5CAN Figure 5-7. Power for CANGNDCAN +24V0.01uf Figure 5-8. CAN Transceiver and Isolation Circuits