Lantronix DSTni-EX manual USB Interface Signals, Clock CLK, USP Speed, USB Suspend, Suspnd, Usboe

Models: DSTni-EX

1 95
Download 95 pages 56.41 Kb
Page 62
Image 62

USB Interface Signals

Clock (CLK)

The clock input is required to be connected to a 12 MHz signal that is derived

 

from the USB signals.

USP Speed

The USB speed indicator is used by external USB transceiver logic to

(SPEED)

determine which speed interface the USB is implementing.

 

1 = USB is operating at full speed.

 

0 = USB is a low-speed device.

USB Suspend

The USB suspend signal is used by external logic to determine when the USB

(SUSPND)

is in suspend mode. This is useful when external logic must enter a low-power

 

mode during suspend.

 

1 = USB is suspended.

 

0 = USB is operational.

USB Output Enable

The USB output enable signal is designed to be connected to the tri-state

(USBOE)

control of USB transceivers.

 

1 = USB core drives serial data on to the USB.

USB Data Plus

The USB data plus output signal transmits the NRZI-encoded serial data to

Output (DPO)

the D+ side of the USB.

USB Data Minus

The USB data minus output signal transmits the NRZI-encoded serial data to

Output (DMO)

the D- side of the USB.

USB Receive Data

Connects the USB receive data input to a NRZ serial data stream decoded

(RCV)

from the USB D+ and D- signals. Typically, this signal connects to DATAOUT

 

output from the digital phase lock loop. The USB core assumes that this input

 

signal is synchronous to the CLK signal.

USB End Of Packet

The USB end-of-packet input should be active when a end of packet condition

(EOP)

is decoded on the USB D+ and D- signals. Typically, this signal connects to

 

EOP output from the digital phase lock loop. The USB core assumes that this

 

input signal is synchronous to the CLK signal.

USB Single Ended

The USB single-ended zero input should be active when a single-ended zero

Zero (SE0)

condition decodes on the USB D+ and D- signals. Typically this signal

 

connects to SE0 output from the digital phase lock loop. The USB core

 

assumes that this input signal is synchronous to the CLK signal.

HOST Mode Enable

The HOST Mode Enable signal provides external programmable control of

(HOST_MODE)

Host Mode functions. This typically includes the pull-up/pull-down resisters

 

necessary to implement a USB target peripheral or a USB Host controller. For

 

more information on the requisite pull-up/pull-down control see USB Pull-

 

up/Pull-down Resistors on page 53.

54

Page 62
Image 62
Lantronix DSTni-EX USB Interface Signals, Clock CLK, USP Speed, USB Suspend, Suspnd, USB Output Enable, Usboe, Output DPO