Manuals / Texas Instruments / Computer Equipment / Computer Hardware

Texas Instruments TMS320DM643 manual List of Tables

Models: TMS320DM643

1 56

Download 56 pages 3.51 Kb

Page 5

List of Tables

	List of Tables
1	PLLC2 Configuration	10
2	DDR2 Memory Controller Signal Descriptions	11
3	DDR2 SDRAM Commands	12
4	Truth Table for DDR2 SDRAM Commands	12
5	Addressable Memory Ranges	20
6	16-Bit External Memory	21
7	32-Bit External Memory	21
8	Bank Configuration Register Fields for Address Mapping	22
9	Logical Address-to-DDR2 SDRAM Address Map for 32-Bit SDRAM	23
10	Logical Address-to-DDR2 SDRAM Address Map for 16-bit SDRAM	23
11	DDR2 Memory Controller FIFO Description	26
12	Refresh Urgency Levels	29
13	Reset Sources	30
14	DDR2 SDRAM Configuration by MRS Command	32
15	DDR2 SDRAM Configuration by EMRS(1) Command	32
16	SDRAM Bank Configuration Register (SDBCR) Configuration	38
17	DDR2 Memory Refresh Specification	38
18	SDRAM Refresh Control Register (SDRCR) Configuration	38
19	SDRAM Timing Register (SDTIMR) Configuration	39
20	SDRAM Timing Register 2 (SDTIMR2) Configuration	39
21	DDR PHY Control Register (DDRPHYCR) Configuration	40
22	DDR2 Memory Controller Registers Relative to Base Address 2000 0000h	41
23	DDR2 Memory Controller Registers Relative to Base Address 01C4 2000h	41
24	DDR2 Memory Controller Registers Relative to Base Address 01C4 0000h	41
25	SDRAM Status Register (SDRSTAT) Field Descriptions	41
26	SDRAM Bank Configuration Register (SDBCR) Field Descriptions	42
27	SDRAM Refresh Control Register (SDRCR) Field Descriptions	44
28	SDRAM Timing Register (SDTIMR) Field Descriptions	45
29	SDRAM Timing Register 2 (SDTIMR2) Field Descriptions	46
30	Peripheral Bus Burst Priority Register (PBBPR) Field Descriptions	47
31	Interrupt Raw Register (IRR) Field Descriptions	48
32	Interrupt Masked Register (IMR) Field Descriptions	49
33	Interrupt Mask Set Register (IMSR) Field Descriptions	50
34	Interrupt Mask Clear Register (IMCR) Field Descriptions	51
35	DDR PHY Control Register (DDRPHYCR) Field Descriptions	52
36	VTP IO Control Register (VTPIOCR) Field Descriptions	53
37	DDR VTP Register (DDRVTPR) Field Descriptions	54
38	DDR VTP Enable Register (DDRVTPER) Field Descriptions	54
A-1	Document Revision History	55

SPRU986B–November 2007

List of Tables

5

Submit Documentation Feedback

Image 5

Texas Instruments TMS320DM643 manual List of Tables

Contents

TMS320DM643x DMP DDR2 Memory Controller Users GuideSubmit Documentation Feedback SPRU986B-NovemberContents List of Figures List of FiguresList of Tables Preface Read This FirstAbout This Manual Notational ConventionsUsers Guide DDR2 Memory Controller1.2 Features 1 Introduction1.4 Supported Use Case Statement 1.3 Functional Block Diagram1.5 Industry Standards Compliance Statement Figure 1. Data Paths to DDR2 Memory Controller2 Peripheral Architecture Figure 2. DDR2 Memory Controller Clock Block Diagram2.1 Clock Control 2.1.1 Clock SourceTable 1. PLLC2 Configuration 2.1.2 Clock Configuration2.2 Memory Map 2.1.3 DDR2 Memory Controller Internal Clock DomainsFigure 3. DDR2 Memory Controller Signals 2.3 Signal DescriptionsTable 2. DDR2 Memory Controller Signal Descriptions Peripheral ArchitectureTable 4. Truth Table for DDR2 SDRAM Commands Table 3. DDR2 SDRAM Commands2.4 Protocol Descriptions Peripheral ArchitectureFigure 4. Refresh Command 2.4.1 Refresh ModeDDRCLK DDRCLK DDRCKE DDRCS DDRRAS DDRCAS DDRWE DDRA120 DDRBA20 DDRDQM302.4.2 Deactivation DCAB and DEAC Figure 5. DCAB CommandDCAB DDRCLK DDRCLK DDRCKE DDRCS DDRRAS DDRCAS DDRWE DDRA12,11 DDRA10 DDRBA20 DDRDQM30Peripheral Architecture Figure 6. DEAC CommandDDR2 Memory Controller Submit Documentation FeedbackDDRA120 Figure 7. ACTV Command2.4.3 Activation ACTV Figure 8. DDR2 READ Command 2.4.4 READ CommandDDRCLK DDRCLK DDRCKE DDRCS DDRRAS DDRCAS DDRWE DDRA120 COL DDRBA20 BANK DDRA10 DDRDQM30 CAS LatencyFigure 9. DDR2 WRT Command 2.4.5 Write WRT CommandFigure 10. DDR2 MRS and EMRS Command 2.4.6 Mode Register Set MRS and EMRSFigure 11. Byte Alignment 2.5 Memory Width and Byte AlignmentTable 5. Addressable Memory Ranges Table 7. 32-Bit External Memory 2.6 Endianness ConsiderationsTable 6. 16-Bit External Memory 2.7 Address Mapping Table 8. Bank Configuration Register Fields for Address MappingTable 10. Logical Address-to-DDR2 SDRAM Address Map for 16-bit SDRAM Table 9. Logical Address-to-DDR2 SDRAM Address Map for 32-Bit SDRAMPeripheral Architecture DDR2 Memory ControllerPeripheral Architecture Figure 12. Logical Address-to-DDR2 SDRAM Address MapPeripheral Architecture Figure 13. DDR2 SDRAM Column, Row, and Bank AccessDDR2 Memory Controller Submit Documentation FeedbackTable 11. DDR2 Memory Controller FIFO Description Figure 14. DDR2 Memory Controller FIFO Block Diagram2.8 DDR2 Memory Controller Interface 2.8.1 Command Ordering and Scheduling, Advanced Concept 2.8.3 Possible Race Condition 2.8.2 Command StarvationTable 12. Refresh Urgency Levels 2.10 Self-Refresh Mode2.9 Refresh Scheduling Figure 15. DDR2 Memory Controller Reset Block Diagram 2.11 Reset ConsiderationsTable 13. Reset Sources 2.13 Auto-Initialization Sequence 2.12 VTP IO Buffer CalibrationTable 15. DDR2 SDRAM Configuration by EMRS1 Command Table 14. DDR2 SDRAM Configuration by MRS Command2.13.1 Initializing Configuration Registers Write recovery from autoprecharge. Value of2.13.2 Initializing Following Device Power Up and Device RESET Figure 16. DDR2 Memory Controller Power Sleep Controller Diagram 2.16 Power Management2.14 Interrupt Support 2.15 DMA Event Support2.17 Emulation Considerations 2.16.1 DDR2 Memory Controller Clock Stop Procedure3 Supported Use Cases 3.1 Connecting the DDR2 Memory Controller to DDR2 MemoryFigure 18. Connecting DDR2 Memory Controller for 16-Bit Connection Figure 17. Connecting DDR2 Memory Controller for 32-Bit ConnectionSupported Use Cases 200 Ω 200 ΩTable 16. SDRAM Bank Configuration Register SDBCR Configuration 3.2.1 Configuring SDRAM Bank Configuration Register SDBCR3.2.2 Configuring SDRAM Refresh Control Register SDRCR Table 17. DDR2 Memory Refresh SpecificationTable 20. SDRAM Timing Register 2 SDTIMR2 Configuration 3.2.3 Configuring SDRAM Timing Registers SDTIMR and SDTIMR2Table 19. SDRAM Timing Register SDTIMR Configuration 4 DDR2 Memory Controller Registers 3.2.4 Configuring DDR PHY Control Register DDRPHYCRTable 21. DDR PHY Control Register DDRPHYCR Configuration Table 25. SDRAM Status Register SDRSTAT Field Descriptions 4.1 SDRAM Status Register SDRSTATFigure 19. SDRAM Status Register SDRSTAT Figure 20. SDRAM Bank Configuration Register SDBCR 4.2 SDRAM Bank Configuration Register SDBCRTable 26. SDRAM Bank Configuration Register SDBCR Field Descriptions DDR2 Memory Controller RegistersSubmit Documentation Feedback DDR2 Memory Controller RegistersDDR2 Memory Controller Figure 21. SDRAM Refresh Control Register SDRCR 4.3 SDRAM Refresh Control Register SDRCRTable 27. SDRAM Refresh Control Register SDRCR Field Descriptions DDR2 Memory Controller RegistersFigure 22. SDRAM Timing Register SDTIMR 4.4 SDRAM Timing Register SDTIMRTable 28. SDRAM Timing Register SDTIMR Field Descriptions DDR2 Memory Controller RegistersFigure 23. SDRAM Timing Register 2 SDTIMR2 4.5 SDRAM Timing Register 2 SDTIMR2Table 29. SDRAM Timing Register 2 SDTIMR2 Field Descriptions DDR2 Memory Controller RegistersFigure 24. Peripheral Bus Burst Priority Register PBBPR 4.6 Peripheral Bus Burst Priority Register PBBPRFigure 25. Interrupt Raw Register IRR 4.7 Interrupt Raw Register IRRTable 31. Interrupt Raw Register IRR Field Descriptions DDR2 Memory Controller RegistersTable 32. Interrupt Masked Register IMR Field Descriptions 4.8 Interrupt Masked Register IMRFigure 26. Interrupt Masked Register IMR Figure 27. Interrupt Mask Set Register IMSR 4.9 Interrupt Mask Set Register IMSRTable 33. Interrupt Mask Set Register IMSR Field Descriptions DDR2 Memory Controller RegistersFigure 28. Interrupt Mask Clear Register IMCR 4.10 Interrupt Mask Clear Register IMCRTable 34. Interrupt Mask Clear Register IMCR Field Descriptions DDR2 Memory Controller RegistersFigure 29. DDR PHY Control Register DDRPHYCR 4.11 DDR PHY Control Register DDRPHYCRTable 35. DDR PHY Control Register DDRPHYCR Field Descriptions DDR2 Memory Controller RegistersFigure 30. VTP IO Control Register VTPIOCR 4.12 VTP IO Control Register VTPIOCRTable 36. VTP IO Control Register VTPIOCR Field Descriptions DDR2 Memory Controller RegistersFigure 32. DDR VTP Enable Register DDRVTPER 4.14 DDR VTP Enable Register DDRVTPERTable 38. DDR VTP Enable Register DDRVTPER Field Descriptions 4.13 DDR VTP Register DDRVTPRTable A-1. Document Revision History Appendix A Revision HistoryAppendix A SectionIMPORTANT NOTICE power.ti.comProducts Applications