Ampro Corporation COM 830 Connector Subsystems Rows A, B, C, D, Primary Connector Rows a and B

Page 19

Chapter 2

Specifications

Connector Subsystems Rows A, B, C, D

The COM 830 is connected to the carrier board via two 220-pin connectors (COM Express Type 2 pinout) for a total of 440 pins connectivity. These connectors are broken down into four rows. The primary connector consists of rows A and B while the secondary connector consists of rows C and D.

In this view the connectors are seen “through” the module.

Primary Connector Rows A and B

The following subsystems can be found on the primary connector rows A and B.

Serial ATA™ (SATA)

Two Serial ATA150 connections are provided via the Intel® 82801GHM (ICH7M-DH). SATA is an enhancement of the parallel ATA therefore offering higher performance. As a result of this enhancement the traditional restrictions of parallel ATA are overcome with respect to speed and EMI. SATA starts with a transfer rate of 150 Mbytes/s and can be expanded up to 600 Mbytes/s in order to accommodate future developments. SATA is completely protocol and software compatible to parallel ATA.

USB 2.0

The COM 830 offers 4 UHCI USB host controllers and one EHCI USB host controller provided by the Intel® 82801GHM (ICH7M-DH). These controllers comply with USB standard 1.1 and 2.0 and offer a total of 8 USB ports via connector rows A and B.

NOTE The USB controller is a PCI bus device. The BIOS allocates the necessary system resources when configuring the PCI devices.

AC'97 Digital Audio Interface/HDA

The COM 830 provides an interface that supports the connection of AC'97 digital audio codecs as well as HDA audio codecs.

Gigabit Ethernet

The COM 830 is equipped with a Marvell 88E8056 Gigabit Ethernet Controller. This controller is implemented through the use of the sixth x1 PCI Express lane. The Ethernet interface consists of 4 pairs of low voltage differential pair signals designated from GBE0_MD0 (+ and -) to GBE0_MD3 (+ and -) plus control signals for link activity indicators. These signals can be used to connect to a 10/100/1000 BaseT RJ45 connector with integrated or external isolation magnetics on the carrier board.

LPC Bus

COM 830 offers the LPC (Low Pin Count) bus through the use of the Intel® 82801GHM (ICH7M-DH). There are already many devices available for this Intel defined bus. The LPC bus corresponds approximately to a serialized ISA bus yet with a significantly reduced number of signals. Due to the software compatibility to the ISA bus, I/O extensions such as additional serial ports can be easily implemented on an application specific baseboard using this bus.

I²C Bus 400kHz

The I²C bus is implemented through the use of ATMEL ATmega168 microcontroller. It provides a Fast Mode (400kHz max.) multi-master I²C Bus that has maximum I²C bandwidth.

COM 830

Reference Manual

13

Image 19
Contents COM Computer-On-Module Reference Manual Audience Contents Ahci RAID Appendix a Bios Setup DescriptionList of Tables AC97/Intel High Definition Audio Link Signals DescriptionsTerm Description SymbolsWarranty TerminologyPCI COM Express ConceptCOM 830 Options Information CertificationTechnical Support Lead-Free Designs RoHS Electrostatic Sensitive DeviceReference Manual COM Feature List Supported Operating Systems Mechanical DimensionsPower Usable MemoryElectrostatic Sensitive Device Supply Voltage Standard PowerPower Consumption Electrical CharacteristicsProcessor Information Environmental Specifications Intel 82945GM Block DiagramHeatspreader Heatspreader Dimensions Primary Connector Rows a and B Connector Subsystems Rows A, B, C, DGraphics Output VGA/CRT Power ControlPCI Express ExpressCardAdditional Features Power Supply Implementation GuidelinesOnboard Microcontroller Embedded BiosSimplified Overview of Bios Setup Data Backup Ampro Tech Notes Security FeaturesComparison of I/O Apic to 8259 PIC Interrupt mode Suspend to RamNative Mode Native vs. Compatible IDE modeIntel Processor Features Compatible ModeIntel Processor Performance ControlIntel Virtualization Technology Thermal ManagementPassive Cooling ΔP% = TC1Tn-Tn-1 + TC2Tn-Tt Acpi Suspend Modes and Resume EventsActive Cooling Critical Trip PointSMBALERT# GPI2#WAKE# PME# USB 2.0 Ehci Host Controller Support Routing DiagramPcie DDCPDS Connector Signal Descriptions Comment Gigabit Ethernet DescriptionSATA2TX SATA2RX+SATA2RX SATA2TX+PCIE4RX PCIE3TX+PCIE3TX PCIE4RX+USB1 USB0+USB0 USB1+Vgared USB7Vgagrn Commen I2CCK BiosdisableTvdacb TvdaccPwrok SysresetCBRESET# PWRBTN#Signal Description Comment Pin Row a Row B Connector PinoutLVDSA2 Rsvd EF+ BIOSDISABLE#LVDSA2+ LVDSB2+ GND FixedEXCD1CPPE# SYSRESET#EXCD1PERST# EXCD0PERST#Pcipar PCIRESET#PCITRDY# PCISTOP#Idereq IderesetPEGENABLE# IDEIOR#Pcie Sdvobgrn SDVOBRED+Pcie Sdvobred SDVOBGRN+TYPE2# TYPE1# TYPE0# TypePin Row C Row D PEGRX12 PEGRX12+PEGTX12+ PCIAD16AC ’97/Intel High Definition Boot Strap SignalsSignal Description of Boot Strap Signal Audio Serial Data Out This signalSystem Memory Map BiosSystem Resources Address Assignment0CFC 0CFF Address hex Size Available DescriptionAvailable Typical Interrupt Source Connected to Pin Interrupt Request IRQ LinesPIC IRQ14 PCI Configuration Space MapIRQ15 29. PCI Configuration Space Map Native Bus PCI Interrupt Routing MapAzalia ModeNative Root Port PCI Bus Masters²C Bus SM BusManufacturer Default Settings Entering the Bios Setup ProgramSetup Menu and Navigation Boot Selection PopupESC Main Setup ScreenFeature Options Description Bios IDAdvanced Setup Yes Acpi Configuration SubmenuAcpi PCI Configuration Submenu Win XP Watchdog Acpi Event restart configurationPCI Interrupt Routing Submenu Graphics Configuration SubmenuEnabled, 8MB PCI IRQ Resource Exclusion SubmenuLFP SDVO-C SDVO-B CRT + SdvoCRT + LFP LFP SDVO-B SDVO-CNtsc PAL Bios Secam SMPTE240MDVI CRT LvdsCPU Configuration Submenu Bios Setup Description Ioapic Chipset Configuration SubmenuApic Acpi SCI IRQ Interface Configuration Submenu 2F8/IRQ3 SIO Winbond W83627 ConfigurationDisabled 3F8/IRQ4IDE Clock ConfigurationIDE Configuration Submenu RAIDHost&Device CD/DVD Primary/Secondary IDE Master/Slave SubmenuAtapi Cdrom A.R.TEnabled HiSpeed USB Configuration SubmenuUSB Mass Storage Device Configuration Submenu Keyboard/Mouse Configuration SubmenuCD-ROM Ansi Remote Access Configuration SubmenuBios Post COM2+5VSB Hardware Monitoring SubmenuVbat NMI Watchdog Configuration SubmenuBoot Setup USB Cdrom Boot Device PriorityPCI RAID Boot Settings Configuration Security Setup Hard Disk Security Security SettingsHard Disk Security User Password Power SetupAPM Updating the Bios Additional Bios FeaturesBios Recovery Hard Disk Security Features Bios Security FeaturesSerial Port and Console Redirection Specification Link Industry SpecificationsLPC Reference Manual COM Method Contact Information Appendix a Technical SupportAppendix a