Texas Instruments TMS320DM643x manual Contents

Page 3

Contents

Preface			9
1	Introduction		11
	1.1	Introduction	12
	1.2	Block Diagram	12
	1.3	DSP Subsystem in TMS320DM643x DMP	13
		1.3.1 Components of the DSP Subsystem	13

2	TMS320C64x+ Megamodule			15
	2.1	Introduction		16
	2.2	TMS320C64x+ CPU		16
	2.3	Memory Controllers		18
		2.3.1	L1P Controller	18
		2.3.2	L1D Controller	20
		2.3.3	L2 Controller	20
		2.3.4 External Memory Controller (EMC)		21
		2.3.5	Internal DMA (IDMA)	21
	2.4	Internal Peripherals		22
		2.4.1	Interrupt Controller (INTC)	22
		2.4.2	Power-Down Controller (PDC)	22
		2.4.3	Bandwidth Manager	23

3	System Memory			25
	3.1	Memory Map		26
		3.1.1 DSP Internal Memory (L1P, L1D, L2)		26
		3.1.2	External Memory	26
		3.1.3	Internal Peripherals	26
		3.1.4	Device Peripherals	26
	3.2	Memory Interfaces Overview		27
		3.2.1 DDR2 External Memory Interface		27
		3.2.2	External Memory Interface	27

4	Device Clocking			29
	4.1	Overview		30
	4.2	Clock Domains		30
		4.2.1	Core Domains	30
		4.2.2	Core Frequency Flexibility	32
		4.2.3	DDR2/EMIF Clock	33
		4.2.4	I/O Domains	34
		4.2.5 Video Processing Back End		35

5	PLL Controller			37
	5.1	PLL Module		38
	5.2	PLL1 Control		38
		5.2.1	Device Clock Generation	39
		5.2.2 Steps for Changing PLL1/Core Domain Frequency		39
	5.3	PLL2 Control		43
		5.3.1	Device Clock Generation	43
SPRU978E–March 2008			Contents	3

Submit Documentation Feedback

Image 3

Contents Reference Guide Submit Documentation Feedback Contents PLL Controller Command Register Pllcmd Boot Modes ResetList of Figures List of Tables Submit Documentation Feedback Related Documentation From Texas Instruments Read This FirstAbout This Manual Notational ConventionsTMS320C6000, C6000 are trademarks of Texas Instruments Introduction Block Diagram IntroductionPeripherals Components of the DSP Subsystem DSP Subsystem in TMS320DM643x DMPSubmit Documentation Feedback TMS320C64x+ Megamodule TMS320C64x+ CPU TMS320C64x+ Megamodule Block Diagram 1 L1P Controller Memory ControllersL1D L1P3 L2 Controller 2 L1D ControllerInternal DMA Idma External Memory Controller EMCPower-Down Controller PDC Internal PeripheralsInterrupt Controller Intc Bandwidth Manager Submit Documentation Feedback Memory Map Memory Interfaces Overview System MemoryInternal Peripherals Memory MapDSP Internal Memory L1P, L1D, L2 External MemoryAsynchronous Emif Interface Memory Interfaces Overview1 DDR2 External Memory Interface External Memory InterfaceSubmit Documentation Feedback Overview Clock Domains Device ClockingSystem Clock Modes and Fixed Ratios for Core Clock Domains OverviewClock Domains Core DomainsHecc Overall Clocking DiagramDivider Core Frequency FlexibilityExample PLL1 Frequencies and Dividers 27 MHZ Clock Input Core VoltageExample PLL2 Frequencies Core Voltage = 3 DDR2/EMIF ClockPeripheral I/O Domain Clock 4 I/O DomainsVideo Processing Back End Possible Clocking Modes VPSSCLKCTL.MUXSEL Bit Clocking Mode DescriptionPLL Controller PLL1 Control PLL ModulePLLC1 Output Clock Used by Device Clock GenerationSteps for Changing PLL1/Core Domain Frequency System PLLC1 Output ClocksInitialization to PLL Mode from PLL Power Down Changing PLL Multiplier Example 5-1. Calculating Number of Clock Cycles N Changing Sysclk DividersOutput Clock Used by PLL2 ControlDDR PLLC2 Output Clocks PlloutSteps for Changing PLL2 Frequency 2.1 DDR2 Considerations When Modifying PLL2 FrequencyInitialization to PLL Mode from PLL Power Down Changing PLL Multiplier Example 5-2. Calculating Number of Clock Cycles N PLL Controller Registers PLL and Reset Controller ListPLL and Reset Controller Registers PLL and Reset Controller Base Address End Address SizePeripheral ID Register PID Field Descriptions Reset Type Status Register RstypeReset Type Status Register Rstype Field Descriptions Peripheral ID Register PIDPLL Control Register Pllctl Field Descriptions PLL Control Register PllctlD1EN PLL Multiplier Control Register PllmPLL Controller Divider 1 Register PLLDIV1 PLL Multiplier Control Register Pllm Field DescriptionsD3EN PLL Controller Divider 2 Register PLLDIV2PLL Controller Divider 3 Register PLLDIV3 D2ENOD1EN Oscillator Divider 1 Register OSCDIV1Bypass Divider Register Bpdiv 13. Bypass Divider Register Bpdiv Field DescriptionsBpden Stable PLL Controller Command Register PllcmdPLL Controller Status Register Pllstat GosetALN2 PLL Controller Clock Align Control Register AlnctlALN2 ALN1 ALN3Plldiv Ratio Change Status Register Dchange SYS3 SYS2 SYS1SYS3 Obsen Clock Enable Control Register Cken18. Clock Enable Control Register Cken Field Descriptions Obsen AuxenObson Auxon Clock Status Register Ckstat19. Clock Status Register Ckstat Field Descriptions BponSYS3ON Sysclk Status Register Systat20. Sysclk Status Register Systat Field Descriptions SYS3ON SYS2ON SYS1ONPower and Sleep Controller Power and Sleep Controller PSC Integration Power Domain and Module Topology DM643x DMP Default Module ConfigurationNumber Module Name Default Module State MDSTAT.STATE Module States Power Domain and Module StatesPower Domain States Module StatesModule State Transitions Local ResetPower Domain State Transitions Executing State TransitionsInterrupt Events IcePick Emulation CommandsIcePick Emulation Support in the PSC PSC InterruptsLocal Reset Emulation Events Interrupt RegistersModule State Emulation Events Offset Register Description Power and Sleep Controller PSC RegistersInterrupt Handling PSC RegistersPeripheral Revision and Class Information Register PID Interrupt Evaluation Register IntevalInterrupt Evaluation Register Inteval Field Descriptions Module Error Clear Register 1 MERRCR1 Field Descriptions Module Error Pending Register 1 MERRPR1Module Error Clear Register 1 MERRCR1 Module Error Pending Register 1 MERRPR1 Field DescriptionsPower Domain Transition Command Register Ptcmd Power Domain Transition Status Register PtstatGOSTAT0 Pordone Power Domain Status 0 Register PDSTAT0Pordone POR StateNext Power Domain Control 0 Register PDCTL014. Module Status n Register MDSTATn Field Descriptions Module Status n Register MDSTATnEmuihbie Module Control n Register MDCTLn15. Module Control n Register MDCTLn Field Descriptions Emuihbie Emurstie LrstSubmit Documentation Feedback Power Management PSC and Pllc Overview Power Management Features DescriptionModule Clock Frequency Scaling PLL Bypass and Power DownClock Management Module Clock ON/OFFDSP Module Clock on DSP Sleep Mode ManagementDSP Sleep Modes DSP Module Clock ON/OFF3.3 V I/O Power Down Video DAC Power DownDSP Module Clock Off Submit Documentation Feedback Interrupt Controller Submit Documentation Feedback System Module Pin Multiplexing Control Device ConfigurationDevice Boot Configuration Status Device IdentificationHPI Control Timer ControlVpss Clock and DAC Control 3 DDR2 VTP ControlDSP CFG Bandwidth ManagementBus Master DMA Priority Control TMS320DM643x DMP Master IDsDSP DMA DSP CFG Emac Edma Transfer Controller ConfigurationBoot Control TMS320DM643x DMP Default Master PrioritiesSubmit Documentation Feedback 10.3 Reset10.1 10.2Type Initiator Effect Reset PinsDevice Configurations at Reset Reset TypesSoftware Reset Disable SwRstDisable DSP ResetDSP Local Reset DSP Module ResetSynchronous Reset SyncReset Boot Modes Submit Documentation Feedback Revision History Table A-1. Document Revision HistoryAdditions/Modifications/Deletions Products Applications DSPRfid