Texas Instruments TMS320DM643x manual List of Tables

Page 7

List of Tables

4-1

System Clock Modes and Fixed Ratios for Core Clock Domains

30

4-2

Example PLL1 Frequencies and Dividers (27 MHZ Clock Input)

32

4-3

Example PLL2 Frequencies (Core Voltage = 1.2V)

33

4-4

Example PLL2 Frequencies (Core Voltage = 1.05V)

33

4-5

Peripheral I/O Domain Clock

34

4-6

Possible Clocking Modes

36

5-1

System PLLC1 Output Clocks

39

5-2

DDR PLLC2 Output Clocks

43

5-3

PLL and Reset Controller List

48

5-4

PLL and Reset Controller Registers

48

5-5

Peripheral ID Register (PID) Field Descriptions

49

5-6

Reset Type Status Register (RSTYPE) Field Descriptions

49

5-7

PLL Control Register (PLLCTL) Field Descriptions

50

5-8

PLL Multiplier Control Register (PLLM) Field Descriptions

51

5-9

PLL Controller Divider 1 Register (PLLDIV1) Field Descriptions

51

5-10

PLL Controller Divider 2 Register (PLLDIV2) Field Descriptions

52

5-11

PLL Controller Divider 3 Register (PLLDIV3) Field Descriptions

52

5-12

Oscillator Divider 1 Register (OSCDIV1) Field Descriptions

53

5-13

Bypass Divider Register (BPDIV) Field Descriptions

54

5-14

PLL Controller Command Register (PLLCMD) Field Descriptions

55

5-15

PLL Controller Status Register (PLLSTAT) Field Descriptions

55

5-16

PLL Controller Clock Align Control Register (ALNCTL) Field Descriptions

56

5-17

PLLDIV Ratio Change Status Register (DCHANGE) Field Descriptions

57

5-18

Clock Enable Control Register (CKEN) Field Descriptions

58

5-19

Clock Status Register (CKSTAT) Field Descriptions

59

5-20

SYSCLK Status Register (SYSTAT) Field Descriptions

60

6-1

DM643x DMP Default Module Configuration

63

6-2

Module States

64

6-3

IcePick Emulation Commands

66

6-4

PSC Interrupt Events

66

6-5

Power and Sleep Controller (PSC) Registers

68

6-6

Peripheral Revision and Class Information Register (PID) Field Descriptions

69

6-7

Interrupt Evaluation Register (INTEVAL) Field Descriptions

69

6-8

Module Error Pending Register 1 (MERRPR1) Field Descriptions

70

6-9

Module Error Clear Register 1 (MERRCR1) Field Descriptions

70

6-10

Power Domain Transition Command Register (PTCMD) Field Descriptions

71

6-11

Power Domain Transition Status Register (PTSTAT) Field Descriptions

71

6-12

Power Domain Status 0 Register (PDSTAT0) Field Descriptions

72

6-13

Power Domain Control 0 Register (PDCTL0) Field Descriptions

73

6-14

Module Status n Register (MDSTATn) Field Descriptions

74

6-15

Module Control n Register (MDCTLn) Field Descriptions

75

7-1

Power Management Features

78

9-1

TMS320DM643x DMP Master IDs

88

9-2

TMS320DM643x DMP Default Master Priorities

89

10-1

Reset Types

92

A-1

Document Revision History

97

SPRU978E–March 2008

List of Tables

7

Page 6 Page 8
Image 7
Page 6 Page 8
Contents Reference Guide Submit Documentation Feedback Contents PLL Controller Command Register Pllcmd Boot Modes ResetList of Figures List of Tables Submit Documentation Feedback Related Documentation From Texas Instruments Read This FirstAbout This Manual Notational ConventionsTMS320C6000, C6000 are trademarks of Texas Instruments Introduction Introduction Block DiagramPeripherals Components of the DSP Subsystem DSP Subsystem in TMS320DM643x DMPSubmit Documentation Feedback TMS320C64x+ Megamodule TMS320C64x+ CPU TMS320C64x+ Megamodule Block Diagram 1 L1P Controller Memory ControllersL1D L1P3 L2 Controller 2 L1D ControllerInternal DMA Idma External Memory Controller EMCInternal Peripherals Power-Down Controller PDCInterrupt Controller Intc Bandwidth Manager Submit Documentation Feedback Memory Map Memory Interfaces Overview System MemoryInternal Peripherals Memory MapDSP Internal Memory L1P, L1D, L2 External MemoryAsynchronous Emif Interface Memory Interfaces Overview1 DDR2 External Memory Interface External Memory InterfaceSubmit Documentation Feedback Overview Clock Domains Device ClockingSystem Clock Modes and Fixed Ratios for Core Clock Domains OverviewClock Domains Core DomainsHecc Overall Clocking DiagramDivider Core Frequency FlexibilityExample PLL1 Frequencies and Dividers 27 MHZ Clock Input Core VoltageExample PLL2 Frequencies Core Voltage = 3 DDR2/EMIF ClockPeripheral I/O Domain Clock 4 I/O DomainsVideo Processing Back End Possible Clocking Modes VPSSCLKCTL.MUXSEL Bit Clocking Mode DescriptionPLL Controller PLL1 Control PLL ModulePLLC1 Output Clock Used by Device Clock GenerationSteps for Changing PLL1/Core Domain Frequency System PLLC1 Output ClocksInitialization to PLL Mode from PLL Power Down Changing PLL Multiplier Example 5-1. Calculating Number of Clock Cycles N Changing Sysclk DividersOutput Clock Used by PLL2 ControlDDR PLLC2 Output Clocks PlloutSteps for Changing PLL2 Frequency 2.1 DDR2 Considerations When Modifying PLL2 FrequencyInitialization to PLL Mode from PLL Power Down Changing PLL Multiplier Example 5-2. Calculating Number of Clock Cycles N PLL Controller Registers PLL and Reset Controller ListPLL and Reset Controller Registers PLL and Reset Controller Base Address End Address SizePeripheral ID Register PID Field Descriptions Reset Type Status Register RstypeReset Type Status Register Rstype Field Descriptions Peripheral ID Register PIDPLL Control Register Pllctl Field Descriptions PLL Control Register PllctlD1EN PLL Multiplier Control Register PllmPLL Controller Divider 1 Register PLLDIV1 PLL Multiplier Control Register Pllm Field DescriptionsD3EN PLL Controller Divider 2 Register PLLDIV2PLL Controller Divider 3 Register PLLDIV3 D2ENOD1EN Oscillator Divider 1 Register OSCDIV113. Bypass Divider Register Bpdiv Field Descriptions Bypass Divider Register BpdivBpden Stable PLL Controller Command Register PllcmdPLL Controller Status Register Pllstat GosetALN2 PLL Controller Clock Align Control Register AlnctlALN2 ALN1 ALN3SYS3 SYS2 SYS1 Plldiv Ratio Change Status Register DchangeSYS3 Obsen Clock Enable Control Register Cken18. Clock Enable Control Register Cken Field Descriptions Obsen AuxenObson Auxon Clock Status Register Ckstat19. Clock Status Register Ckstat Field Descriptions BponSYS3ON Sysclk Status Register Systat20. Sysclk Status Register Systat Field Descriptions SYS3ON SYS2ON SYS1ONPower and Sleep Controller Power and Sleep Controller PSC Integration DM643x DMP Default Module Configuration Power Domain and Module TopologyNumber Module Name Default Module State MDSTAT.STATE Module States Power Domain and Module StatesPower Domain States Module StatesModule State Transitions Local ResetPower Domain State Transitions Executing State TransitionsInterrupt Events IcePick Emulation CommandsIcePick Emulation Support in the PSC PSC InterruptsInterrupt Registers Local Reset Emulation EventsModule State Emulation Events Offset Register Description Power and Sleep Controller PSC RegistersInterrupt Handling PSC RegistersInterrupt Evaluation Register Inteval Peripheral Revision and Class Information Register PIDInterrupt Evaluation Register Inteval Field Descriptions Module Error Clear Register 1 MERRCR1 Field Descriptions Module Error Pending Register 1 MERRPR1Module Error Clear Register 1 MERRCR1 Module Error Pending Register 1 MERRPR1 Field DescriptionsPower Domain Transition Status Register Ptstat Power Domain Transition Command Register PtcmdGOSTAT0 Pordone Power Domain Status 0 Register PDSTAT0Pordone POR StateNext Power Domain Control 0 Register PDCTL014. Module Status n Register MDSTATn Field Descriptions Module Status n Register MDSTATnEmuihbie Module Control n Register MDCTLn15. Module Control n Register MDCTLn Field Descriptions Emuihbie Emurstie LrstSubmit Documentation Feedback Power Management PSC and Pllc Overview Power Management Features DescriptionModule Clock Frequency Scaling PLL Bypass and Power DownClock Management Module Clock ON/OFFDSP Module Clock on DSP Sleep Mode ManagementDSP Sleep Modes DSP Module Clock ON/OFFVideo DAC Power Down 3.3 V I/O Power DownDSP Module Clock Off Submit Documentation Feedback Interrupt Controller Submit Documentation Feedback System Module Pin Multiplexing Control Device ConfigurationDevice Boot Configuration Status Device IdentificationHPI Control Timer ControlVpss Clock and DAC Control 3 DDR2 VTP ControlDSP CFG Bandwidth ManagementBus Master DMA Priority Control TMS320DM643x DMP Master IDsDSP DMA DSP CFG Emac Edma Transfer Controller ConfigurationBoot Control TMS320DM643x DMP Default Master PrioritiesSubmit Documentation Feedback 10.3 Reset10.1 10.2Type Initiator Effect Reset PinsDevice Configurations at Reset Reset TypesSoftware Reset Disable SwRstDisable DSP ResetDSP Local Reset DSP Module ResetSynchronous Reset SyncReset Boot Modes Submit Documentation Feedback Table A-1. Document Revision History Revision HistoryAdditions/Modifications/Deletions DSP Products ApplicationsRfid
Top Page Image Contents