Texas Instruments TMS320DM643x manual Module Status n Register MDSTATn

Page 74

www.ti.com

PSC Registers

6.7.9 Module Status n Register (MDSTATn)

The module status n register (MDSTAT0-MDSTAT39) is shown in Figure 6-10and described in Table 6-14.

Figure 6-10. Module Status n Register (MDSTATn)

31

 

 

 

 

 

 

 

 

 

18

17

16

 

 

 

 

Reserved

 

 

 

 

 

EMUIHB

EMURST

 

 

 

 

R-0

 

 

 

 

 

 

R-0

R-0

15

13

12

11

10

9

8

7

6

5

 

 

0

Reserved

 

MCKOUT

Reserved

MRST

LRSTDONE

LRST

Reserved

 

 

STATE

 

R-0

 

R-0

R-1

R-0

R-1

R-1

 

R-0

 

 

R-0

 

LEGEND: R = Read only; -n= value after reset

Table 6-14. Module Status n Register (MDSTATn) Field Descriptions

Bit

Field

Value

Description

31-18

Reserved

0

Reserved

17

EMUIHB

 

Emulation Alters Module State. This bit applies to DSP module only (module 39). This field is 0 for

 

 

 

all other modules.

 

 

0

No emulation altering user-desired module state programmed in the NEXT bit in MDCTL39.

 

 

1

Emulation altered user-desired state programmed in the NEXT bit in MDCTL39.

 

 

 

If you desire to generate a PSCINT upon this event, you must set the EMUIHBIE bit in MDCTL39..

16

EMURST

 

Emulation Alters Module Reset. This bit applies to DSP module only (module 39). This field is 0 for

 

 

 

all other modules.

 

 

0

No emulation altering user-desired module reset state.

 

 

1

Emulation altered user-desired module reset state.

 

 

 

If you desire to generate a PSCINT upon this event, you must set the EMURSTIE bit in MDCTL39.

15-13

Reserved

0

Reserved

12

MCKOUT

 

Module clock output status. Shows actual status of module clock.

 

 

0

Module clock is off.

 

 

1

Module clock is on.

11

Reserved

1

Reserved

10

MRST

 

Module reset status. Reflects actual state of module reset.

 

 

0

Module reset is asserted.

 

 

1

Module reset is de-asserted.

9

LRSTDONE

 

Local reset done. Software is responsible for checking if local reset is done before accessing this

 

 

 

module. This bit applies to the DSP module only (module 39). This field is 1 for all other modules.

 

 

0

Local reset is not done.

 

 

1

Local reset is done.

8

LRST

 

Module local reset status. This bit applies to the DSP module only (module 39).

 

 

0

Local reset is asserted.

 

 

1

Local reset is de-asserted.

7-6

Reserved

0

Reserved

5-0

STATE

0-3Fh

Module state status. Indicates current module status.

 

 

0

SwRstDisable state

 

 

1h

SyncReset state

 

 

2h

Disable state

 

 

3h

Enable state

 

 

4h-3Fh

Indicates transition

74

Power and Sleep Controller

SPRU978E–March 2008

Page 73 Page 75
Image 74
Page 73 Page 75
Contents Reference Guide Submit Documentation Feedback Contents PLL Controller Command Register Pllcmd Reset Boot ModesList of Figures List of Tables Submit Documentation Feedback Notational Conventions Read This FirstAbout This Manual Related Documentation From Texas InstrumentsTMS320C6000, C6000 are trademarks of Texas Instruments Introduction Peripherals Block DiagramIntroduction DSP Subsystem in TMS320DM643x DMP Components of the DSP SubsystemSubmit Documentation Feedback TMS320C64x+ Megamodule TMS320C64x+ CPU TMS320C64x+ Megamodule Block Diagram Memory Controllers 1 L1P ControllerL1P L1D2 L1D Controller 3 L2 ControllerExternal Memory Controller EMC Internal DMA IdmaInterrupt Controller Intc Power-Down Controller PDCInternal Peripherals Bandwidth Manager Submit Documentation Feedback System Memory Memory Map Memory Interfaces OverviewExternal Memory Memory MapDSP Internal Memory L1P, L1D, L2 Internal PeripheralsExternal Memory Interface Memory Interfaces Overview1 DDR2 External Memory Interface Asynchronous Emif InterfaceSubmit Documentation Feedback Device Clocking Overview Clock DomainsCore Domains OverviewClock Domains System Clock Modes and Fixed Ratios for Core Clock DomainsOverall Clocking Diagram HeccCore Voltage Core Frequency FlexibilityExample PLL1 Frequencies and Dividers 27 MHZ Clock Input Divider3 DDR2/EMIF Clock Example PLL2 Frequencies Core Voltage =4 I/O Domains Peripheral I/O Domain ClockVideo Processing Back End VPSSCLKCTL.MUXSEL Bit Clocking Mode Description Possible Clocking ModesPLL Controller PLL Module PLL1 ControlSystem PLLC1 Output Clocks Device Clock GenerationSteps for Changing PLL1/Core Domain Frequency PLLC1 Output Clock Used byInitialization to PLL Mode from PLL Power Down Changing PLL Multiplier Changing Sysclk Dividers Example 5-1. Calculating Number of Clock Cycles NPllout PLL2 ControlDDR PLLC2 Output Clocks Output Clock Used by2.1 DDR2 Considerations When Modifying PLL2 Frequency Steps for Changing PLL2 FrequencyInitialization to PLL Mode from PLL Power Down Changing PLL Multiplier Example 5-2. Calculating Number of Clock Cycles N PLL and Reset Controller Base Address End Address Size PLL and Reset Controller ListPLL and Reset Controller Registers PLL Controller RegistersPeripheral ID Register PID Reset Type Status Register RstypeReset Type Status Register Rstype Field Descriptions Peripheral ID Register PID Field DescriptionsPLL Control Register Pllctl PLL Control Register Pllctl Field DescriptionsPLL Multiplier Control Register Pllm Field Descriptions PLL Multiplier Control Register PllmPLL Controller Divider 1 Register PLLDIV1 D1END2EN PLL Controller Divider 2 Register PLLDIV2PLL Controller Divider 3 Register PLLDIV3 D3ENOscillator Divider 1 Register OSCDIV1 OD1ENBpden Bypass Divider Register Bpdiv13. Bypass Divider Register Bpdiv Field Descriptions Goset PLL Controller Command Register PllcmdPLL Controller Status Register Pllstat StableALN3 PLL Controller Clock Align Control Register AlnctlALN2 ALN1 ALN2SYS3 Plldiv Ratio Change Status Register DchangeSYS3 SYS2 SYS1 Obsen Auxen Clock Enable Control Register Cken18. Clock Enable Control Register Cken Field Descriptions ObsenBpon Clock Status Register Ckstat19. Clock Status Register Ckstat Field Descriptions Obson AuxonSYS3ON SYS2ON SYS1ON Sysclk Status Register Systat20. Sysclk Status Register Systat Field Descriptions SYS3ONPower and Sleep Controller Power and Sleep Controller PSC Integration Number Module Name Default Module State MDSTAT.STATE Power Domain and Module TopologyDM643x DMP Default Module Configuration Module States Power Domain and Module StatesPower Domain States Module StatesExecuting State Transitions Local ResetPower Domain State Transitions Module State TransitionsPSC Interrupts IcePick Emulation CommandsIcePick Emulation Support in the PSC Interrupt EventsModule State Emulation Events Local Reset Emulation EventsInterrupt Registers PSC Registers Power and Sleep Controller PSC RegistersInterrupt Handling Offset Register DescriptionInterrupt Evaluation Register Inteval Field Descriptions Peripheral Revision and Class Information Register PIDInterrupt Evaluation Register Inteval Module Error Pending Register 1 MERRPR1 Field Descriptions Module Error Pending Register 1 MERRPR1Module Error Clear Register 1 MERRCR1 Module Error Clear Register 1 MERRCR1 Field DescriptionsGOSTAT0 Power Domain Transition Command Register PtcmdPower Domain Transition Status Register Ptstat State Power Domain Status 0 Register PDSTAT0Pordone POR PordonePower Domain Control 0 Register PDCTL0 NextModule Status n Register MDSTATn 14. Module Status n Register MDSTATn Field DescriptionsEmuihbie Emurstie Lrst Module Control n Register MDCTLn15. Module Control n Register MDCTLn Field Descriptions EmuihbieSubmit Documentation Feedback Power Management Power Management Features Description PSC and Pllc OverviewModule Clock ON/OFF PLL Bypass and Power DownClock Management Module Clock Frequency ScalingDSP Module Clock ON/OFF DSP Sleep Mode ManagementDSP Sleep Modes DSP Module Clock onDSP Module Clock Off 3.3 V I/O Power DownVideo DAC Power Down Submit Documentation Feedback Interrupt Controller Submit Documentation Feedback System Module Device Identification Device ConfigurationDevice Boot Configuration Status Pin Multiplexing Control3 DDR2 VTP Control Timer ControlVpss Clock and DAC Control HPI ControlTMS320DM643x DMP Master IDs Bandwidth ManagementBus Master DMA Priority Control DSP CFGTMS320DM643x DMP Default Master Priorities Edma Transfer Controller ConfigurationBoot Control DSP DMA DSP CFG EmacSubmit Documentation Feedback 10.2 Reset10.1 10.3Reset Types Reset PinsDevice Configurations at Reset Type Initiator EffectDSP Module Reset DSP ResetDSP Local Reset Software Reset Disable SwRstDisableSynchronous Reset SyncReset Boot Modes Submit Documentation Feedback Additions/Modifications/Deletions Revision HistoryTable A-1. Document Revision History Rfid Products ApplicationsDSP
Top Page Image Contents