Bus Configuration Write Timing | Cypress CYV15G0404DXB specs

CYV15G0404DXB

Switching Waveforms for the CYV15G0404DXB HOTLink II Receiver

Receive Interface Read Timing Recovered Clock selected RXRATEx = 1

RXCLKx+

RXCLKx-

RXDx[7:0],

RXSTx[2:0]

tRXCLKP

tRXDV–

tRXDV+

Note

37.When operated with a half rate REFCLKx±, the setup and hold specifications for data relative to RXCLKx are relative to both rising and falling edges of the respective clock output

Bus Configuration
Write Timing
ADDR[3:0]
DATA[7:0]
WREN	tDATAS

tWRENP

tDATAH

Document #: 38-02097 Rev. *B

Page 33 of 44

[+] Feedback

Page 33

Image 33

Cypress CYV15G0404DXB manual Bus Configuration Write Timing

Contents

Features Functional DescriptionCypress Semiconductor Corporation 198 Champion Court Phase Elasticity Align Buffer Encoder Decoder 8B/10B Framer CYV15G0404DXB Transceiver Logic Block Diagram Transmit Path Block Diagram Phase-Align rBuffeBist Lfsr PLL Device Configuration and Control Block = Internal SignalDevice Configura Tion and Control Interface Pin Configuration Top View Pin Configuration Bottom View Pin Definitions CYV15G0404DXB Quad HOTLink II Transceiver Transmit Path Clock Signals Status Signals Name Characteristics Signal DescriptionReceive Path Clock Signals Device Control Signals Use Local Clock . When Device Configuration and Control Bus Signals Link Fault Indication OutputControl Write Enable . Reframe Mode Select CYV15G0404DXB Transmit Data Path CYV15G0404DXB HOTLink II Operation Data Encoding Encoder Transmit Bist Transmit ModesTransmit PLL Clock Multiplier Serial Output Drivers Signal Detect/Link FaultCYV15G0404DXB Receive Data Path Serial Line Receivers Clock/Data Recovery ReclockerDeserializer/Framer Receive Bist Operation 10B/8B Decoder BlockBits Detected Framer Device Reset State Power ControlOutput Bus Receive Elasticity Buffer Output Register Bit Assignments Signal Name Device Configuration and Control InterfaceDecoder Bypass Mode Signal Name Bus Weight Bit Name DECBYPx = Decbyp = Name Signal Description Device Configuration and Control Latch Descriptions Rxckselb RxckselaRxckselc Rxckseld Txrateb TxrateaTxratec Txrated Device Control Latch Configuration Table Device Configuration StrategyRequired step Jtag Support Level Select Inputs Running disparity error . The character onNormal character received . The valid Data Receive Elasticity buffer underrun/overrun Bisterror Bistdatacompare 000 / BistcommandcompareBiststart RX PLL Power Up Requirements CYV15G0404DXB DC Electrical CharacteristicsMaximum Ratings Operating Range AC Test Loads and Waveforms Power Supply TypCML Output Test Load Lvttl Output Test Load18 Receiver Lvttl Switching Characteristics Over the Operating CYV15G0404DXB AC Electrical CharacteristicsREFCLKx Switching Characteristics Over the Operating Range Parameter Description Min Max Unit Jtag Test Clock Characteristics Over the Operating Range Bus Configuration Write Timing Characteristics OverTransmit Serial Outputs and TX PLL Characteristics Over Device Capacitance20 CYV15G0404DXB HOTLink II Transmitter Switching WaveformsTransmit Interface Write Timing REFCLKx selected TXRATEx = Parameter Description Test Conditions Max Unit Write Timing REFCLKx selected Transmit InterfaceTXDx70 TXCTx10 REFCLKx RXDx70, RXSTx20 TXERRx36 Bus Configuration Write Timing Reset Lvttl in PU VCC PowerCML Lvttl in PU TXDB6 Lvttl RXDC7 Lvttl OUTTXDC0 Lvttl RXDC4 Lvttl OUT Notation Conventions X3.230 Codes and Notation Conventions8B/10B Transmission Code Transmission Order Use of the Tables for Generating Transmission Characters Code Violations Resulting from Prior ErrorsValid Transmission Characters Data Byte Name Hex Value Abcdei fghj Abcdei fghj Name Data Bits Current RD Current RD+ Byte Name CYV15G0404DXB CYV15G0404DXB End of Frame Sequence Code Rule Violation and SVS Tx PatternViolation Pattern Ordering Information Package DiagramCYV15G0404DXB-BGC CYV15G0404DXB-BGI AGT New Data SheetUKK/VED Methods to implement it