Ordering Information, Package Diagram

CYV15G0404DXB

Ordering Information

Speed	Ordering Code	Package Name	Package Type	Operating
Speed	Ordering Code	Package Name	Package Type	Range
				Range
Standard	CYV15G0404DXB-BGC	BL256	256-Ball Thermally Enhanced Ball Grid Array	Commercial

Standard	CYV15G0404DXB-BGI	BL256	256-Ball Thermally Enhanced Ball Grid Array	Industrial

Package Diagram

256-Lead L2 Ball Grid Array (27 x 27 x 1.57 mm) BL256

51-85123-*E

Document #: 38-02097 Rev. *B

Page 43 of 44

[+] Feedback

Page 43

Image 43

Cypress manual Ordering Information, Package Diagram, CYV15G0404DXB-BGC, CYV15G0404DXB-BGI

Contents

Functional Description FeaturesCypress Semiconductor Corporation 198 Champion Court Phase Elasticity Align Buffer Encoder Decoder 8B/10B Framer CYV15G0404DXB Transceiver Logic Block Diagram Phase-Align rBuffe Transmit Path Block DiagramBist Lfsr PLL = Internal Signal Device Configuration and Control BlockDevice Configura Tion and Control Interface Pin Configuration Top View Pin Configuration Bottom View Pin Definitions CYV15G0404DXB Quad HOTLink II Transceiver Transmit Path Clock Signals Device Control Signals Name Characteristics Signal DescriptionStatus Signals Receive Path Clock Signals Use Local Clock . When Reframe Mode Select Link Fault Indication OutputDevice Configuration and Control Bus Signals Control Write Enable . CYV15G0404DXB Transmit Data Path CYV15G0404DXB HOTLink II Operation Data Encoding Encoder Transmit Modes Transmit BistTransmit PLL Clock Multiplier Serial Line Receivers Signal Detect/Link FaultSerial Output Drivers CYV15G0404DXB Receive Data Path Reclocker Clock/Data RecoveryDeserializer/Framer Framer 10B/8B Decoder BlockReceive Bist Operation Bits Detected Receive Elasticity Buffer Power ControlDevice Reset State Output Bus DECBYPx = Decbyp = Device Configuration and Control InterfaceOutput Register Bit Assignments Signal Name Decoder Bypass Mode Signal Name Bus Weight Bit Name Name Signal Description Device Configuration and Control Latch Descriptions Rxckseld RxckselaRxckselb Rxckselc Txrated TxrateaTxrateb Txratec Jtag Support Device Configuration StrategyDevice Control Latch Configuration Table Required step Receive Elasticity buffer underrun/overrun Running disparity error . The character onLevel Select Inputs Normal character received . The valid Data RX PLL Bistdatacompare 000 / BistcommandcompareBisterror Biststart Operating Range CYV15G0404DXB DC Electrical CharacteristicsPower Up Requirements Maximum Ratings Lvttl Output Test Load18 Power Supply TypAC Test Loads and Waveforms CML Output Test Load Parameter Description Min Max Unit CYV15G0404DXB AC Electrical CharacteristicsReceiver Lvttl Switching Characteristics Over the Operating REFCLKx Switching Characteristics Over the Operating Range Device Bus Configuration Write Timing Characteristics OverJtag Test Clock Characteristics Over the Operating Range Transmit Serial Outputs and TX PLL Characteristics Over Parameter Description Test Conditions Max Unit CYV15G0404DXB HOTLink II Transmitter Switching WaveformsCapacitance20 Transmit Interface Write Timing REFCLKx selected TXRATEx = TXCTx10 Transmit InterfaceWrite Timing REFCLKx selected TXDx70 REFCLKx RXDx70, RXSTx20 TXERRx36 Bus Configuration Write Timing Lvttl in PU VCC PowerReset Lvttl in PU CML RXDC4 Lvttl OUT RXDC7 Lvttl OUTTXDB6 Lvttl TXDC0 Lvttl Transmission Order X3.230 Codes and Notation ConventionsNotation Conventions 8B/10B Transmission Code Hex Value Code Violations Resulting from Prior ErrorsUse of the Tables for Generating Transmission Characters Valid Transmission Characters Data Byte Name Abcdei fghj Abcdei fghj Name Data Bits Current RD Current RD+ Byte Name CYV15G0404DXB CYV15G0404DXB Code Rule Violation and SVS Tx Pattern End of Frame SequenceViolation Pattern CYV15G0404DXB-BGI Package DiagramOrdering Information CYV15G0404DXB-BGC Methods to implement it New Data SheetAGT UKK/VED