Power Plane Layout | Intel 41210 manual

Power Plane Layout

Figure 9. Decoupling Placement for PCI/PCI-X 1.5V and 3.3V Voltage Planes

Capacitor Legend

0603-0.1 F

0603-1 F

1206-10 F

B2714-01

20	Intel® 41210 Serial to Parallel PCI Bridge Design Guide

Image 20

Intel 41210 manual Power Plane Layout

Contents

Intel 41210 Serial to Parallel PCI Bridge Design Guide Intel 41210 Serial to Parallel PCI Bridge Design Guide Contents Figures Description TablesRevision History This page intentionally left blank About This Document Terminology and DefinitionsTerminology and Definitions Sheet 1 Term Definition About This Document Terminology and Definitions Sheet 2 Introduction2 PCI Express Interface FeaturesPCI-X Interface Features Power Management SMBus for configuration register initializationSMBus Interface Introduction Bridge Microcontroller Block Diagram Microcontroller Connections to the 41210 Bridge Jtag Related Documents Intel 41210 Bridge Adapter Card Block Diagram Intel41210 Serial to Parallel PCI Bridge Applications This page intentionally left blank Package Specification Package Information Bottom View 41210 Bridge 567-Ball Fcbga Package Dimensions Package Information Side View 41210 Bridge 567-Ball Fcbga Package Dimensions This page intentionally left blank Power Plane Layout 41210 Bridge Decoupling Guidelines Power Plane Layout Split Voltage Planes Bridge Decoupling Guidelines PCI VCC15 and VCC33 Voltage Requirements Bridge Reset and Power Timing Considerations5ARST#,BRST# and PERST# Timing Requirements Bridge Reset and Power Timing Considerations Crosstalk General Routing GuidelinesGeneral Routing Guidelines EMI Considerations General Routing Guidelines Decoupling Power Distribution and DecouplingTrace Impedance Differential Impedance Cross Section of Differential Trace Adapter Card Stack Up, Microstrip and Stripline Board Layout GuidelinesAdapter Card Topology Board Layout Guidelines Adapter Card Stackup INTx Routing Table PCI-X Layout GuidelinesInterrupts PCI Arbitration Interrupt Routing for Devices Behind a BridgePCI-X Layout Guidelines Interrupt Binding for Devices Behind a Bridge PCI General Layout Guidelines PCI Resistor Compensation PCI/PCI-X Frequency/Mode Straps PCI-X SignalsPCI Pullup Resistors Not Required PCI Clock Layout Guidelines BCBE#74, BDEVSEL#, BFRAME#, BINTA#, BINTB#, BINTC#, BINTD# PCI Clock Distribution and Matching Requirements PCI-X Clock Layout Requirements Summary Parameter Routing Guidelines PCI-X Topology Layout Guidelines PCI-X Slot Guidelines Parameter Routing Guideline for Lower AD Bus Embedded PCI-X 133 MHzEmbedded PCI-X 133 MHz Routing Recommendations Embedded PCI-X 100 MHz Embedded PCI-X 100 MHz Routing Recommendations PCI-X 66 MHz Embedded Topology PCI-X 66 MHz Embedded Routing Recommendations PCI 66 MHz Embedded Topology PCI 66 MHz Embedded Table PCI 33 MHz Embedded Mode Topology PCI 33 MHz Embedded Routing Recommendations This page intentionally left blank PCI Express Layout General recommendations PCI-Express Layout Guidelines Adapter Card Layout GuidelinesPCI Express Layout Adapter Card Routing Recommendations Sheet 1 Adapter Card Routing Recommendations Sheet 2 This page intentionally left blank 10.1 41210 Bridge Analog Voltage Filters ConfigCircuit Implementations Circuit Implementations PCI Analog Voltage FiltersPCI Express Analog Voltage Filter Vssape Bandgap Analog Voltage FilterVccape VSS Vssbgpe Bandgap Analog Voltage Filter CircuitVccbgpe Reference and Compensation Circuit Implementations PERCOMP0 PERCOMP1 Rcomp Bit Value SMBUs Address ConfigurationSM Bus Bridge Customer Reference Boards Board Stack-up Layer Type Thickness Copper Weight MaterialImpedance Bridge Customer Reference Boards Board Outline Mechanical Outline of the 41210 Bridge This page intentionally left blank Design Guide Checklist PCI Express Interface SignalsSignals Recommendations Reason/Impact PERCOMP10 Design Guide Checklist PCI/PCI-X Interface Signals AM66EN BM66EN PERST#Apcixcap Bpcixcap Signals Miscellaneous SignalsSMBus Interface Signals Power and Ground Signals Signal Recommendations Reason/ImpactVCC15 VCC33 Jtag Signals