7521Plus / N N/B MAINTENANCE

5.Pin Descriptions Of Major Components

5.2SiS630S Slot 1/Socket 370 2D/3D Ultra-AGP™ Single Chipset

USB interface

 

 

 

 

Name

Tolerance

Power

Type

Description

 

 

Plane

Attr

 

CLK48M

3.3V/5V

MAIN

I

USB 48 MHz clock input : This signal provides

 

 

 

 

the fundamental clock for the USB Controller.

OC0#

3.3V/5V

MAIN

I

USB Port 0 Over Current Detection : OC0# is

PCIREQ3#

 

 

I

used to detect the over current condition of USB

GPIO0

 

 

I/O/OD

Port 0.

 

 

 

 

External PCI Master Request 3: PCIREQ3# is

 

 

 

 

used for PCI Device on PCI Slot 3 to assert its

 

 

 

 

request to hold PCI Bus.

 

 

 

 

General Purpose Input/Output 0 : Refer to GPIO

 

 

 

 

description.

OC1#

3.3V/5V

MAIN

I

USB Port 1 Over Current Detection : OC1# is

PCIGNT3#

 

 

O

used to detect the over current condition of USB

GPIO1

 

 

I/O/OD

Port 1.

 

 

 

 

External PCI Master Grant 3 : PCIGNT3# is

 

 

 

 

used to indicate PCI Device on PCI Slot 3 the PCI

 

 

 

 

Bus has been granted.

 

 

 

 

General Purpose Input/Output 1 : Refer to GPIO

 

 

 

 

description.

OC3#

3.3V/5V

MAIN

I

USB Port 3 Over Current Detection: OC3# is

LDRQ1#

 

 

I

used to detect the over current condition of USB

GPIO2

 

 

I/O/OD

Port 3.

 

 

 

 

LPC DMA Request 1 : LDRQ1# is the second

 

 

 

 

LPC DMA request signal used by LPC Device to

 

 

 

 

request DMA cycles.

 

 

 

 

General Purpose Input/Output 2 : Refer to GPIO

 

 

 

 

description.

USBP[4:0]P

3.3V

AUX

I/O

USB Port [4:0] Positive Input/Output

USBP[4:0]N

3.3V

AUX

I/O

USB Port [4:0] Negative Input/Output

Power andGroundSignals

Name

Tolerance

Power

Type

Description

 

 

Plane

Attr

 

VSS

 

GROUND

 

0V

IVDD

 

MAIN

 

1.8V

IVDD(AUX)

 

AUX

 

1.8V

OVDD

 

AUX

 

3.3V

(AUX)

 

 

 

 

USBVDD

 

AUX

 

3.3V

RTCVDD

 

RTC

 

1.8V

DCLKAVDD

 

MAIN

 

3.3V

ECLKAVDD

 

MAIN

 

3.3V

TXAVDD

 

AUX

 

3.3V

RXAVDD

 

AUX

 

3.3V

DACAVDD

 

MAIN

 

3.3V

IDEAVDD

 

MAIN

 

1.8V

SDAVDD

 

MAIN

 

3.3V

CPUAVDD

 

MAIN

 

3.3V

VTTB

 

MAIN

 

1.5V

VSSQ

 

GROUND

 

0V

VTTA

 

MAIN

 

1.5V

VCC3

 

MAIN

 

3.3V

Legacy I/o and Miscellaneous Signals

Name

SPK

Tolerance

Power

Type

 

Plane

Attr

3.3V

MAIN

O

 

 

 

Description

Speaker output : The SPK is connected to the system speaker.

96

Page 97
Image 97
MiTAC 7521 PLUS/N CLK48M, PCIREQ3#, GPIO0, PCIGNT3#, GPIO1, LDRQ1#, GPIO2, Vss, Ivdd, Ovdd, AUX Usbvdd, Rtcvdd, Txavdd