Functional Block Diagram | Texas Instruments TMS320C642X specs

Introduction

www.ti.com

1.3Functional Block Diagram

A block diagram of the I2C peripheral is shown in Figure 1. Refer to Section 2 for detailed information about the architecture of the I2C peripheral.

Figure 1. I2C Peripheral Block Diagram

	I2C peripheral		Peripheral data bus
	ICXSR	ICDXR
SDA			CPU
	ICRSR	ICDRR
		Control/status	EDMA
SCL	Clock	registers
SCL	synchronizer
	synchronizer
	Prescaler
	Noise filters	I2C INT	Interrupt
		I2C INT	to CPU
			to CPU
	Arbitrator	ICREVT	Sync events to
		ICXEVT	EDMA controller

1.4Industry Standard(s) Compliance Statement

The I2C peripheral is compliant with the Philips Semiconductors Inter-IC bus (I2C-bus) specification version 2.1.

Inter-Integrated Circuit (I2C) Peripheral

SPRUEN0D –March 2011

Submit Documentation Feedback

Page 8

Image 8

Texas Instruments TMS320C642X manual Functional Block Diagram, Industry Standards Compliance Statement

Contents

Users Guide Submit Documentation Feedback Revision History Appendix a List of Figures List of Tables Read This First Purpose of the Peripheral FeaturesFeatures Not Supported Functional Block Diagram Industry Standards Compliance Statement Bus Structure Multiple I2C Modules Connected Clocking Diagram for the I2C Peripheral Clock Generation Input and Output Voltage Levels Signal DescriptionsClock Synchronization Start and Stop Conditions Data Validity Serial Data Formats 1 7-Bit Addressing Format Using a Repeated Start Condition 2 10-Bit Addressing FormatFree Data Format ACK Operating Mode Description Endianness ConsiderationsOperating Modes Operating Modes of the I2C Peripheral Nack Bit Generation Ways to Generate a Nack BitNack Bit Generation I2C Peripheral Condition Basic Optional Arbitration Procedure Between Two Master-Transmitters Arbitration Reset Considerations Software Reset ConsiderationsHardware Reset Considerations Initialization Configuring the I2C in Slave Receiver and Transmitter Mode Peripheral Architecture DMA Events Generated by the I2C Peripheral Power ManagementInterrupt Support Acronym Register Description Emulation ConsiderationsInter-Integrated Circuit I2C Registers I2C Own Address Register Icoar I2C Own Address Register Icoar Field DescriptionsOaddr Bit Field Value Description I2C Interrupt Mask Register Icimr I2C Interrupt Mask Register Icimr Field DescriptionsSCD Icxrdy Icrrdy Ardy Nack AAS I2C Interrupt Status Register Icstr I2C Interrupt Status Register Icstr Field DescriptionsSdir Nacksnt Rsfull Xsmt Sdir Bit Field AD0 An acknowledge bit ACK has been sent by the receiver I2C Clock Divider Registers Icclkl and Icclkh 1 I2C Clock Low-Time Divider Register Icclkl2 I2C Clock High-Time Divider Register Icclkh Iccl Icdc I2C Data Count Register IccntI2C Data Count Register Iccnt Field Descriptions I2C Data Receive Register Icdrr I2C Slave Address Register IcsarI2C Data Receive Register Icdrr Field Descriptions I2C Slave Address Register Icsar Field Descriptions I2C Data Transmit Register Icdxr I2C Data Transmit Register Icdxr Field Descriptions I2C Mode Register Icmdr I2C Mode Register Icmdr Field Descriptions RM bit is dont care Icmdr Bit Bus Activity Description How the MST and FDF Bits Affect the Role of TRX Bit I2C State Function of TRX Bit Intcode 10 I2C Interrupt Vector Register IcivrI2C Interrupt Vector Register Icivr Field Descriptions 11 I2C Extended Mode Register Icemdr I2C Extended Mode Register Icemdr Field DescriptionsIgnack BCM R/W-0 R/W-1 Ignack Ipsc 12 I2C Prescaler Register IcpscI2C Prescaler Register Icpsc Field Descriptions 13 I2C Peripheral Identification Register ICPID1 14 I2C Peripheral Identification Register ICPID2Type I2C Document Revision History Reference Additions/Modifications/Deletions Products Applications DSPRfid TI E2E Community Home

Texas Instruments TMS320C642X Functional Block Diagram, Industry Standards Compliance Statement

Models: TMS320C642X

1.3Functional Block Diagram

Figure 1. I2C Peripheral Block Diagram

1.4Industry Standard(s) Compliance Statement

Submit Documentation Feedback