Manuals / Texas Instruments / Computer Equipment / Network Router

Texas Instruments TMS320C642x DSP manual Mode Register Set MRS and EMRS, DDR2 MRS and EMRS Command

Models: TMS320C642x DSP

1 57

Download 57 pages 6.18 Kb

Page 19

2.4.6Mode Register Set (MRS and EMRS)

www.ti.com

Peripheral Architecture

2.4.6Mode Register Set (MRS and EMRS)

DDR2 SDRAM contains mode and extended mode registers that configure the DDR2 memory for operation. These registers control burst type, burst length, CAS latency, DLL enable/disable (on DDR2 device), single-ended strobe, etc.

The DDR2 memory controller programs the mode and extended mode registers of the DDR2 memory by issuing MRS and EMRS commands. When the MRS or EMRS command is executed, the value on DDR_BA[1:0] selects the mode register to be written and the data on DDR_A[12:0] is loaded into the register. Figure 10 shows the timing for an MRS and EMRS command.

The DDR2 memory controller only issues MRS and EMRS commands during the DDR2 memory controller initialization sequence. See Section 2.13 for more information.

Figure 10. DDR2 MRS and EMRS Command

MRS/EMRS

DDR_CLK
DDR_CLK
DDR_CKE
DDR_CS
DDR_RAS
DDR_CAS
DDR_WE
DDR_A[12:0]	COL

DDR_BA[2:0] BANK

SPRUEM4A–November 2007

DDR2 Memory Controller

19

Submit Documentation Feedback

Image 19

Texas Instruments TMS320C642x DSP manual Mode Register Set MRS and EMRS, DDR2 MRS and EMRS Command

Contents

TMS320C642x DSP DDR2 Memory Controller Users GuideSubmit Documentation Feedback SPRUEM4A-NovemberContents List of Figures List of FiguresList of Tables Notational Conventions Read This FirstPreface About This Manual1 Introduction DDR2 Memory ControllerUsers Guide 1.2 FeaturesFigure 1. Data Paths to DDR2 Memory Controller 1.3 Functional Block Diagram1.4 Supported Use Case Statement 1.5 Industry Standards Compliance Statement2.1.1 Clock Source Figure 2. DDR2 Memory Controller Clock Block Diagram2 Peripheral Architecture 2.1 Clock Control2.1.3 DDR2 Memory Controller Internal Clock Domains 2.1.2 Clock ConfigurationTable 1. PLLC2 Configuration 2.2 Memory MapPeripheral Architecture 2.3 Signal DescriptionsFigure 3. DDR2 Memory Controller Signals Table 2. DDR2 Memory Controller Signal DescriptionsPeripheral Architecture Table 3. DDR2 SDRAM CommandsTable 4. Truth Table for DDR2 SDRAM Commands 2.4 Protocol DescriptionsDDRCKE DDRCS DDRRAS DDRCAS DDRWE DDRA120 DDRBA20 DDRDQM30 Figure 4. Refresh Command2.4.1 Refresh Mode DDRCLK DDRCLKDDRBA20 DDRDQM30 Figure 5. DCAB Command2.4.2 Deactivation DCAB and DEAC DCAB DDRCLK DDRCLK DDRCKE DDRCS DDRRAS DDRCAS DDRWE DDRA12,11 DDRA10Submit Documentation Feedback Figure 6. DEAC CommandPeripheral Architecture DDR2 Memory Controller2.4.3 Activation ACTV Figure 7. ACTV CommandDDRA120 DDRBA20 BANK DDRA10 DDRDQM30 CAS Latency 2.4.4 READ CommandFigure 8. DDR2 READ Command DDRCLK DDRCLK DDRCKE DDRCS DDRRAS DDRCAS DDRWE DDRA120 COLFigure 9. DDR2 WRT Command 2.4.5 Write WRT Command2.4.6 Mode Register Set MRS and EMRS Figure 10. DDR2 MRS and EMRS CommandTable 5. Addressable Memory Ranges 2.5 Memory Width and Byte AlignmentFigure 11. Byte Alignment Little-Endian Mode Table 6. 16-Bit External Memory 2.6 Endianness SupportTable 7. 32-Bit External Memory 2.7 Address Mapping Table 8. Bank Configuration Register Fields for Address MappingDDR2 Memory Controller Table 9. Logical Address-to-DDR2 SDRAM Address Map for 32-Bit SDRAMTable 10. Logical Address-to-DDR2 SDRAM Address Map for 16-bit SDRAM Peripheral ArchitecturePeripheral Architecture Figure 12. Logical Address-to-DDR2 SDRAM Address MapSubmit Documentation Feedback Figure 13. DDR2 SDRAM Column, Row, and Bank AccessPeripheral Architecture DDR2 Memory Controller2.8 DDR2 Memory Controller Interface Figure 14. DDR2 Memory Controller FIFO Block DiagramTable 11. DDR2 Memory Controller FIFO Description 2.8.1 Command Ordering and Scheduling, Advanced Concept 2.8.3 Possible Race Condition 2.8.2 Command Starvation2.10 Self-Refresh Mode 2.9 Refresh SchedulingTable 12. Refresh Urgency Levels Table 13. Reset Sources 2.11 Reset ConsiderationsFigure 15. DDR2 Memory Controller Reset Block Diagram 2.13 Auto-Initialization Sequence 2.12 VTP IO Buffer CalibrationWrite recovery from autoprecharge. Value of Table 14. DDR2 SDRAM Configuration by MRS CommandTable 15. DDR2 SDRAM Configuration by EMRS1 Command 2.13.1 Initializing Configuration Registers2.13.2 Initializing Following Device Power Up and Device RESET 2.15 DMA Event Support 2.16 Power ManagementFigure 16. DDR2 Memory Controller Power Sleep Controller Diagram 2.14 Interrupt Support2.17 Emulation Considerations 2.16.1 DDR2 Memory Controller Clock Stop Procedure3 Supported Use Cases 3.1 Connecting the DDR2 Memory Controller to DDR2 Memory200 Ω 200 Ω Figure 17. Connecting DDR2 Memory Controller for 32-Bit ConnectionFigure 18. Connecting DDR2 Memory Controller for 16-Bit Connection Supported Use CasesTable 17. DDR2 Memory Refresh Specification 3.2.1 Configuring SDRAM Bank Configuration Register SDBCRTable 16. SDRAM Bank Configuration Register SDBCR Configuration 3.2.2 Configuring SDRAM Refresh Control Register SDRCRTable 19. SDRAM Timing Register SDTIMR Configuration 3.2.3 Configuring SDRAM Timing Registers SDTIMR and SDTIMR2Table 20. SDRAM Timing Register 2 SDTIMR2 Configuration Table 21. DDR PHY Control Register DDRPHYCR Configuration 3.2.4 Configuring DDR PHY Control Register DDRPHYCRDDR2 Memory Controller Registers 4 DDR2 Memory Controller RegistersDDR2 Memory Controller Registers 4.1 SDRAM Status Register SDRSTATFigure 19. SDRAM Status Register SDRSTAT Table 25. SDRAM Status Register SDRSTAT Field DescriptionsDDR2 Memory Controller Registers 4.2 SDRAM Bank Configuration Register SDBCRFigure 20. SDRAM Bank Configuration Register SDBCR Table 26. SDRAM Bank Configuration Register SDBCR Field DescriptionsDDR2 Memory Controller DDR2 Memory Controller RegistersDDR2 Memory Controller Registers 4.3 SDRAM Refresh Control Register SDRCRFigure 21. SDRAM Refresh Control Register SDRCR Table 27. SDRAM Refresh Control Register SDRCR Field DescriptionsDDR2 Memory Controller Registers 4.4 SDRAM Timing Register SDTIMRFigure 22. SDRAM Timing Register SDTIMR Table 28. SDRAM Timing Register SDTIMR Field DescriptionsDDR2 Memory Controller Registers 4.5 SDRAM Timing Register 2 SDTIMR2Figure 23. SDRAM Timing Register 2 SDTIMR2 Table 29. SDRAM Timing Register 2 SDTIMR2 Field DescriptionsFigure 24. Peripheral Bus Burst Priority Register PBBPR 4.6 Peripheral Bus Burst Priority Register PBBPRDDR2 Memory Controller Registers 4.7 Interrupt Raw Register IRRFigure 25. Interrupt Raw Register IRR Table 31. Interrupt Raw Register IRR Field DescriptionsFigure 26. Interrupt Masked Register IMR 4.8 Interrupt Masked Register IMRTable 32. Interrupt Masked Register IMR Field Descriptions DDR2 Memory Controller Registers 4.9 Interrupt Mask Set Register IMSRFigure 27. Interrupt Mask Set Register IMSR Table 33. Interrupt Mask Set Register IMSR Field DescriptionsDDR2 Memory Controller Registers 4.10 Interrupt Mask Clear Register IMCRFigure 28. Interrupt Mask Clear Register IMCR Table 34. Interrupt Mask Clear Register IMCR Field DescriptionsDDR2 Memory Controller Registers 4.11 DDR PHY Control Register DDRPHYCRFigure 29. DDR PHY Control Register DDRPHYCR Table 35. DDR PHY Control Register DDRPHYCR Field DescriptionsDDR2 Memory Controller Registers 4.12 VTP IO Control Register VTPIOCRFigure 30. VTP IO Control Register VTPIOCR Table 36. VTP IO Control Register VTPIOCR Field Descriptions4.13 DDR VTP Register DDRVTPR 4.14 DDR VTP Enable Register DDRVTPERFigure 32. DDR VTP Enable Register DDRVTPER Table 38. DDR VTP Enable Register DDRVTPER Field DescriptionsSection Appendix A Revision HistoryTable A-1. Document Revision History Appendix AApplications power.ti.comIMPORTANT NOTICE Products